Received: by 2002:ac0:a5a6:0:0:0:0:0 with SMTP id m35-v6csp698562imm; Wed, 19 Sep 2018 05:37:56 -0700 (PDT) X-Google-Smtp-Source: ANB0VdZNP8pRTgwrg96uIdiPOrka0AEKj4ODZF4ReyWxV38VG8suW5iGPEUHhp/Cd7RvTcIDtzL8 X-Received: by 2002:a62:e11:: with SMTP id w17-v6mr36472838pfi.242.1537360676412; Wed, 19 Sep 2018 05:37:56 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1537360676; cv=none; d=google.com; s=arc-20160816; b=z3JTPuRokstcdYIq0kULdDlUGyFLxf2DGoIFeoQ1EUdXeFGxwDFwc0DWNZsKxPovpj 0appxWq0O7GHDioYkVG4PDhPUmOZH2iRcurGPQpK2kLZceNR6ri6mZZ59YecXhdw95a4 wpM5t06InNqB/8CT4AkvVber5bXu3sUjddSXfvNQMdWIPyn0OscD12ca7xxEEaO2oDOl /PFuCXTXWdqusggQKmoOV1sSKGXwgRvtvtZF/BpxmS4o8M7TnwYF3zZjOXsYJ05iEAs/ hzt1lDEvKaSe4HjRTxyJJI7cdv7upej+g53uj3fTMR3KmxENcJJbwB6aIK++uxKqfmjN jP2Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=HipmkwSWXG849aJkP2fF7gUbXDGXen9bu8XM8zfaoGs=; b=Y1Mrrer/Q7FCYSz8JwWwGG3ncmweGPs03t+V3+DQnqlePQJIDIKwqlFGE2qLVqRmLU GZGLcwDtmD+GShNfex9zEDsxLaBIFyWjKYdSPC5LCZiavZnNysl7qsUAxcabmWM0Q+YW FR9Kk+PMxw/y5h5RbUWOEyVDYH/E3pvqHkQt8VwLSksbvnCgfGDVu7cyqj7X1kex/ycq Y3zdnSqksnynO5LVAAqVX8x9dB+3UlBtQtI2yp7Tre2so3OI/+4++k0cPgYiEQ9tzHZn X3aewLWHqpifquGCNohawXF3Gz9SSdBxLxE0gGRYnhnATrsZ38nH1JfoJY7EeHLa0BaO BWBA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id r22-v6si21980038pgm.258.2018.09.19.05.37.41; Wed, 19 Sep 2018 05:37:56 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1732055AbeISSOg (ORCPT + 99 others); Wed, 19 Sep 2018 14:14:36 -0400 Received: from inva020.nxp.com ([92.121.34.13]:50368 "EHLO inva020.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1731995AbeISSOf (ORCPT ); Wed, 19 Sep 2018 14:14:35 -0400 Received: from inva020.nxp.com (localhost [127.0.0.1]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 244A31A007A; Wed, 19 Sep 2018 14:36:48 +0200 (CEST) Received: from inva024.eu-rdc02.nxp.com (inva024.eu-rdc02.nxp.com [134.27.226.22]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 1848C1A0009; Wed, 19 Sep 2018 14:36:48 +0200 (CEST) Received: from fsr-ub1864-101.ea.freescale.net (fsr-ub1864-101.ea.freescale.net [10.171.82.97]) by inva024.eu-rdc02.nxp.com (Postfix) with ESMTP id CC8DD20618; Wed, 19 Sep 2018 14:36:46 +0200 (CEST) From: laurentiu.tudor@nxp.com To: devicetree@vger.kernel.org, netdev@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: roy.pledge@nxp.com, madalin.bucur@nxp.com, davem@davemloft.net, shawnguo@kernel.org, leoyang.li@nxp.com, Laurentiu Tudor Subject: [PATCH 18/21] arm64: dts: ls104xa: set mask to drop TBU ID from StreamID Date: Wed, 19 Sep 2018 15:36:10 +0300 Message-Id: <20180919123613.15092-19-laurentiu.tudor@nxp.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20180919123613.15092-1-laurentiu.tudor@nxp.com> References: <20180919123613.15092-1-laurentiu.tudor@nxp.com> X-Virus-Scanned: ClamAV using ClamSMTP Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Laurentiu Tudor The StreamID entering the SMMU is actually a concatenation of the SMMU TBU ID and the ICID configured in software. Since the TBU ID is internal to the SoC and since we want that the actual the ICID configured in software to enter the SMMU witout any additional set bits, mask out the TBU ID bits and leave only the relevant ICID bits to enter SMMU. Signed-off-by: Laurentiu Tudor --- arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi | 1 + arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi | 1 + 2 files changed, 2 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi index 8b3eba167508..90296b9fb171 100644 --- a/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi +++ b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi @@ -226,6 +226,7 @@ compatible = "arm,mmu-500"; reg = <0 0x9000000 0 0x400000>; dma-coherent; + stream-match-mask = <0x7f00>; #global-interrupts = <2>; #iommu-cells = <1>; interrupts = <0 142 4>, /* global secure fault */ diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi index 06863d3e4a7d..15094dd8400e 100644 --- a/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi +++ b/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi @@ -232,6 +232,7 @@ compatible = "arm,mmu-500"; reg = <0 0x9000000 0 0x400000>; dma-coherent; + stream-match-mask = <0x7f00>; #global-interrupts = <2>; #iommu-cells = <1>; interrupts = <0 142 4>, /* global secure fault */ -- 2.17.1