Received: by 2002:ac0:a5a6:0:0:0:0:0 with SMTP id m35-v6csp440605imm; Fri, 21 Sep 2018 02:50:43 -0700 (PDT) X-Google-Smtp-Source: ANB0VdZwPmj1geBY0dNNYNwqIYHDyp8ezzsLdn0tBmIlDvFJkw0XGKXhxKsBKu7WNCzMPa7S4BGc X-Received: by 2002:a63:d946:: with SMTP id e6-v6mr40863220pgj.24.1537523443099; Fri, 21 Sep 2018 02:50:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1537523443; cv=none; d=google.com; s=arc-20160816; b=tWak+ctsbbKChWC4Ov1vUNBQzjNegez3WKo+LnK0GDQBexTF3llSvwMbeHPK0rCRjk uFEl7BwbUGOx6XaHsGJ9p7Xb2ePxQgx/AxTw5HQQrkyIH1O+u3jlWEnk/3OEhASimLnA OhDhJGFEXTh679Nygp18r4m7FQhliRkeHklhLjj0UIs25PmDopnaAKHXEp1uF6eHWeWD 8+qB1xC4RVVl0bUyYUOXoaeCr7jw+NDH47Rb1YHr/T1k342L/QVfWmTN1qbsJmqgp/kS yUUDWgGvb5NokhDuMD/RVeQFvqafCdouC8JIJCit6zWWzBrwaAvVD6LQbrHRQzxj5fEi CX2Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from; bh=Xb4bg9iO3pPy7Ub5My3HXFy6OSfFM6wNa0RFXBsuPLU=; b=IlcWLr55oz1W9oB4Fq8U0BInefcmxwiq2ystPj084jLdK/3sGjzIKup5sAzfZLZrI0 ka+z1mOWbH8I+A6z/rY3/l4dgkTPVtnyjyIWWU3OLCib047yl4nCNUwc+mdUaZzmIP0m 6mCGJl8ZYhr+ilyXoHpxsT5RN0ZjJ/kdlVGDP09FaSz/JuvQBjZazTxzqNDAF2WSMcz0 ar/Ed5IgfMVWlcbzCHqetKKPGCYQMrmmZBzwQDIKnCBws8dgkJB3pyXTamxehyp/HELP GXMEyM702PF0gU9GOADxUTBxNpJ3p4L+U7Sfb7I+kRkSdkb0hgzQ9iSCUxk1WJ8CQkJz 9mxA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c8-v6si27745493pls.407.2018.09.21.02.50.27; Fri, 21 Sep 2018 02:50:43 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2389659AbeIUPgi (ORCPT + 99 others); Fri, 21 Sep 2018 11:36:38 -0400 Received: from mx07-00178001.pphosted.com ([62.209.51.94]:57151 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2389489AbeIUPgh (ORCPT ); Fri, 21 Sep 2018 11:36:37 -0400 Received: from pps.filterd (m0046668.ppops.net [127.0.0.1]) by mx07-.pphosted.com (8.16.0.21/8.16.0.21) with SMTP id w8L9hvmH025549; Fri, 21 Sep 2018 11:46:56 +0200 Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx07-00178001.pphosted.com with ESMTP id 2mmkmr380j-1 (version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT); Fri, 21 Sep 2018 11:46:56 +0200 Received: from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id CE5CA38; Fri, 21 Sep 2018 09:46:55 +0000 (GMT) Received: from Webmail-eu.st.com (Safex1hubcas23.st.com [10.75.90.46]) by zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 870A62ACB; Fri, 21 Sep 2018 09:46:55 +0000 (GMT) Received: from SAFEX1HUBCAS22.st.com (10.75.90.93) by SAFEX1HUBCAS23.st.com (10.75.90.46) with Microsoft SMTP Server (TLS) id 14.3.361.1; Fri, 21 Sep 2018 11:46:55 +0200 Received: from lmecxl0923.lme.st.com (10.48.0.237) by Webmail-ga.st.com (10.75.90.48) with Microsoft SMTP Server (TLS) id 14.3.361.1; Fri, 21 Sep 2018 11:46:55 +0200 From: Ludovic Barre To: Ulf Hansson , Rob Herring CC: Maxime Coquelin , Alexandre Torgue , , Gerald Baeza , Loic Pallardy , , , , , , Ludovic Barre Subject: [PATCH V2 24/27] mmc: mmci: add clock divider for stm32 sdmmc Date: Fri, 21 Sep 2018 11:46:18 +0200 Message-ID: <1537523181-14578-25-git-send-email-ludovic.Barre@st.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1537523181-14578-1-git-send-email-ludovic.Barre@st.com> References: <1537523181-14578-1-git-send-email-ludovic.Barre@st.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.48.0.237] X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:,, definitions=2018-09-21_04:,, signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Ludovic Barre The STM32 sdmmc variant has a different clock divider. Signed-off-by: Ludovic Barre --- drivers/mmc/host/mmci.c | 2 ++ drivers/mmc/host/mmci.h | 2 ++ 2 files changed, 4 insertions(+) diff --git a/drivers/mmc/host/mmci.c b/drivers/mmc/host/mmci.c index 6b3c33f..d622fbb 100644 --- a/drivers/mmc/host/mmci.c +++ b/drivers/mmc/host/mmci.c @@ -1834,6 +1834,8 @@ static int mmci_probe(struct amba_device *dev, */ if (variant->st_clkdiv) mmc->f_min = DIV_ROUND_UP(host->mclk, 257); + else if (variant->stm32_clkdiv) + mmc->f_min = DIV_ROUND_UP(host->mclk, 2046); else if (variant->explicit_mclk_control) mmc->f_min = clk_round_rate(host->clk, 100000); else diff --git a/drivers/mmc/host/mmci.h b/drivers/mmc/host/mmci.h index f0fa185..b4a8de5 100644 --- a/drivers/mmc/host/mmci.h +++ b/drivers/mmc/host/mmci.h @@ -216,6 +216,7 @@ struct mmci_host; * @data_cmd_enable: enable value for data commands. * @st_sdio: enable ST specific SDIO logic * @st_clkdiv: true if using a ST-specific clock divider algorithm + * @stm32_clkdiv: true if using a STM32-specific clock divider algorithm * @datactrl_mask_ddrmode: ddr mode mask in datactrl register. * @blksz_datactrl16: true if Block size is at b16..b30 position in datactrl register * @blksz_datactrl4: true if Block size is at b4..b16 position in datactrl @@ -270,6 +271,7 @@ struct variant_data { bool datacnt_useless; bool st_sdio; bool st_clkdiv; + bool stm32_clkdiv; bool blksz_datactrl16; bool blksz_datactrl4; u32 pwrreg_powerup; -- 2.7.4