Received: by 2002:ac0:a5a6:0:0:0:0:0 with SMTP id m35-v6csp34334imm; Fri, 21 Sep 2018 09:52:29 -0700 (PDT) X-Google-Smtp-Source: ANB0Vda6n1WJ30jBRoakMAb6Ody/HY7GT3sdKhpxORLJLCxkAyi9rpS9t3LxTK/D42gEY1Mrn2E3 X-Received: by 2002:a63:f54c:: with SMTP id e12-v6mr42375096pgk.286.1537548749848; Fri, 21 Sep 2018 09:52:29 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1537548749; cv=none; d=google.com; s=arc-20160816; b=MMZwlw5cSAinTnKvrlrgL8zMJjqWmWiASff14NGk0DWvLPkATDGzDw2Mt+44NQW4ne Qsvc5WOEMj6RWvVtnEzckpb9wFLPIa5RiHdyvsBBIGJWlYNer3BSzzIajfXTGxq/ifr3 3hsZHoa1mAI2C2BW9xNHjcrQiHWcxx8022K/d7nH8c93SvHAgkAxU9CMSpQ5EXH1j08O 7PZhZFuN/aHqhKjCIgEAmbgw6QrnYRkW0L0QGJkfXFvsfPLe5KZ6D/csdXjfaao6TIsW cj1s4/l80+qr4FNFI1mTkd99rKu1DRewZEtC6WuZrwLDEwMPaCRlJmFeJopaJSJpKIsE e2Bg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=AKEHkaOvwzoCSfSySt2ORLwxlxrhrK+r+J+zZ9BG28A=; b=y5tFAQtVYvbyn5jXgDAkECsaeFhNG9LdNCmHjBx27NlEzvtX6kyh8e3Sd7UGQ+umix xk+ckkPfOGg4ifC5YcBh6EPh1zZUKiBXv2PMZYbkZ/wK0vGXvZpj9Zz2Vi0/JOrZYLxl tIl5SErGiHS3cdm6M6LEtkrRqV8GR9LLWjfJHXRukqgG+b1h9UExXMbrIDOwWlFd8CP7 nVTPf79P9bYXwbNS5vmZ7tqq+VGxqkCooVIK5HHBtpYqPk74G75ehisz0RMv5kOLI+OX 4b7YfIzFpDgp15kobR5opNB9AeVIlXFCfs6ZSdHLX5DAvTi8TW9oH7Lr3n3NtZf6GlTP AUBA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g27-v6si32189418pfj.283.2018.09.21.09.52.13; Fri, 21 Sep 2018 09:52:29 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2390833AbeIUWjg (ORCPT + 99 others); Fri, 21 Sep 2018 18:39:36 -0400 Received: from mga03.intel.com ([134.134.136.65]:45512 "EHLO mga03.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2390619AbeIUWjg (ORCPT ); Fri, 21 Sep 2018 18:39:36 -0400 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga005.jf.intel.com ([10.7.209.41]) by orsmga103.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 21 Sep 2018 09:49:52 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.54,285,1534834800"; d="scan'208";a="259212511" Received: from rchatre-mobl.amr.corp.intel.com (HELO [10.24.14.50]) ([10.24.14.50]) by orsmga005.jf.intel.com with ESMTP; 21 Sep 2018 09:49:52 -0700 Subject: Re: [PATCH V5 0/6] perf and x86/intel_rdt: Fix lack of coordination with perf To: Peter Zijlstra Cc: tglx@linutronix.de, fenghua.yu@intel.com, tony.luck@intel.com, mingo@redhat.com, acme@kernel.org, gavin.hindman@intel.com, jithu.joseph@intel.com, dave.hansen@intel.com, hpa@zytor.com, x86@kernel.org, linux-kernel@vger.kernel.org References: <20180920141150.GY24124@hirez.programming.kicks-ass.net> From: Reinette Chatre Message-ID: <77383a1e-f343-7529-24cf-874f0999507d@intel.com> Date: Fri, 21 Sep 2018 09:49:48 -0700 User-Agent: Mozilla/5.0 (Windows NT 6.3; WOW64; rv:52.0) Gecko/20100101 Thunderbird/52.9.1 MIME-Version: 1.0 In-Reply-To: <20180920141150.GY24124@hirez.programming.kicks-ass.net> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Dear Maintainers, On 9/20/2018 7:11 AM, Peter Zijlstra wrote: > On Wed, Sep 19, 2018 at 10:29:05AM -0700, Reinette Chatre wrote: >> Reinette Chatre (6): >> perf/core: Add sanity check to deal with pinned event failure >> perf/x86: Add helper to obtain performance counter index >> x86/intel_rdt: Remove local register variables >> x86/intel_rdt: Create required perf event attributes >> x86/intel_rdt: Use perf infrastructure for measurements >> x86/intel_rdt: Re-enable pseudo-lock measurements >> >> Documentation/x86/intel_rdt_ui.txt | 22 +- >> arch/x86/events/core.c | 21 ++ >> arch/x86/include/asm/perf_event.h | 1 + >> arch/x86/kernel/cpu/intel_rdt_pseudo_lock.c | 372 ++++++++++++-------- >> kernel/events/core.c | 6 + >> 5 files changed, 261 insertions(+), 161 deletions(-) > > Yeah, these look good, thanks! > > Acked-by: Peter Zijlstra (Intel) > Could you please consider this series for inclusion into v4.19? - This series is needed to complete the initial cache pseudo-locking enabling that is first introduced in v4.19. Without this series users are able to create pseudo-locked regions but unable to accurately measure their success. - This is not adding a new feature of pseudo-locked region measurement but fixing the existing measurement code that was disabled after found to be poorly integrated. - This series consists out of 6 patches. Patches 2 to 6 are either new code in support of this fix or fixes to code that does not exist in kernels before v4.19. - Patch 1 is a fix to existing code. It is small, was suggested by, and does have support from maintainer. Even so, if it is felt that this is too risky then patches 2 to 6 could still be merged since it does not actually depend on patch 1. In retrospect I should have submitted it separately. Your consideration would be greatly appreciated. Thank you Reinette