Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
From:   =?UTF-8?q?Yannick=20Fertr=C3=A9?= <yannick.fertre@st.com>
To:     Yannick Fertre <yannick.fertre@st.com>,
        Philippe Cornu <philippe.cornu@st.com>,
        Benjamin Gaignard <benjamin.gaignard@st.com>,
        Vincent Abriou <vincent.abriou@st.com>,
        Gustavo Padovan <gustavo@padovan.org>,
        Maarten Lankhorst <maarten.lankhorst@linux.intel.com>,
        Sean Paul <sean@poorly.run>, David Airlie <airlied@linux.ie>,
        <dri-devel@lists.freedesktop.org>, <linux-kernel@vger.kernel.org>
Subject: [PATCH v1 0/2] Manage pixel clock & data enable polarities
Date:   Mon, 24 Sep 2018 13:36:19 +0200
Message-ID: <1537788981-21479-1-git-send-email-yannick.fertre@st.com>
MIME-Version: 1.0
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: 8bit
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk

Version 1:
- Initial commit

This serie contains all patchsets needed for control the pixel clock & data
enable polarities by the display controller driver.


Yannick Fertré (2):
  drm: Add missing flags for pixel clock & data enable
  drm/stm: ltdc: Solve issue on pixel clock & data enable polarity

 drivers/gpu/drm/drm_modes.c | 19 ++++++++++++++++++-
 drivers/gpu/drm/stm/ltdc.c  | 23 +++++++++++++++++++----
 include/uapi/drm/drm_mode.h |  6 ++++++
 3 files changed, 43 insertions(+), 5 deletions(-)

--
2.7.4