Received: by 2002:ac0:a5a6:0:0:0:0:0 with SMTP id m35-v6csp3131830imm; Mon, 24 Sep 2018 16:44:23 -0700 (PDT) X-Google-Smtp-Source: ACcGV61dF09w0elDDbz1sXgqq+StaM4M7VF2Un0mcGMMq2G/jykvcw7T7ygMNU3iLohysR7N6T/w X-Received: by 2002:a63:d048:: with SMTP id s8-v6mr811163pgi.311.1537832663098; Mon, 24 Sep 2018 16:44:23 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1537832663; cv=none; d=google.com; s=arc-20160816; b=bUcW5Lr/1Mx7ktqLTnpTv6q+LzwI6WnMOnkc02AAZIkYuaqwLF+aDDiq0QFFUHzmxZ 1l3yJjQMK9s64dzFsJC3E1/bPqfZW5LhkdZXjLbWURozMuoqxZqA1jApWjmb6Q5iszet RTmhJ9IlKRJc6cHjbFeb09P5c5yhCUk7DCmNi3aic4TpwZHVHwCWR5Qv20uWKB9nfF1o vAGALfANOWZFK3atekB6D0cqvnzMExoFUNWZXI5ephHKe0C3sxujT8H+x/q/mpuJ3XkW nkkQCfQaPcbugmJlsin7iSG6+2xPt0Y4UsvSSNMwXgulAqkXoCCyIKZ0rQMaymXxJtXa pfFw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:references :in-reply-to:message-id:date:subject:cc:to:from; bh=yXsfLmc/OTxhIQZG6XlIXy2YHu9JMjP2spM4NQaqkcM=; b=bhR8Vi10n6pObF+JpDX6yn19JX51WSguEu+nEsIreVgnp5U/zrf6PIIzzdYQh4+Wvr ylBv2BAJu1BbpwV2HumbhqQIoWZqte6fsCJQG8nFUoa7n2BwM58q/sPneYks6AwW6eO5 U8V/j5Ek/7Vhb9eySqDHekWjFO6Y4kvmUZmCtc63CKqFTFgYhErBHYqupdo8FZAmmzCm RVPgJpbwIuKG7IFSJvszJ5h2qwr33mFZu36psK0W5bFGVoo+6v1y6R2UGP2SEwc0mwJf C9FcVNRbqYVZ+vD77HXHccatZZKYMO3RunFT/jwKp947d9Fq/2fVmt22/47k1Z9Z20LP kpag== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id e22-v6si597907pgi.111.2018.09.24.16.44.07; Mon, 24 Sep 2018 16:44:23 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727844AbeIYFs3 (ORCPT + 99 others); Tue, 25 Sep 2018 01:48:29 -0400 Received: from smtp2200-217.mail.aliyun.com ([121.197.200.217]:35580 "EHLO smtp2200-217.mail.aliyun.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727079AbeIYFs3 (ORCPT ); Tue, 25 Sep 2018 01:48:29 -0400 X-Alimail-AntiSpam: AC=CONTINUE;BC=0.07437671|-1;CH=blue;FP=12582270344027376890|1|1|14|0|-1|-1|-1;HT=e02c03273;MF=ren_guo@c-sky.com;NM=1;PH=DS;RN=19;RT=19;SR=0;TI=SMTPD_---.CvMErn0_1537832615; Received: from localhost(mailfrom:ren_guo@c-sky.com fp:SMTPD_---.CvMErn0_1537832615) by smtp.aliyun-inc.com(10.147.40.7); Tue, 25 Sep 2018 07:43:35 +0800 From: Guo Ren To: akpm@linux-foundation.org, arnd@arndb.de, daniel.lezcano@linaro.org, davem@davemloft.net, gregkh@linuxfoundation.org, jason@lakedaemon.net, marc.zyngier@arm.com, mark.rutland@arm.com, mchehab+samsung@kernel.org, peterz@infradead.org, robh@kernel.org, robh+dt@kernel.org, tglx@linutronix.de Cc: linux-kernel@vger.kernel.org, linux-arch@vger.kernel.org, devicetree@vger.kernel.org, green.hu@gmail.com, palmer@sifive.com, Guo Ren Subject: [PATCH V5 24/30] clocksource: add C-SKY SMP timer Date: Tue, 25 Sep 2018 07:39:27 +0800 Message-Id: X-Mailer: git-send-email 2.7.4 In-Reply-To: References: In-Reply-To: References: Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This timer is used by SMP system and use mfcr/mtcr instruction to access the regs. Changelog: - Remove #define CPUHP_AP_CSKY_TIMER_STARTING - Add CPUHP_AP_CSKY_TIMER_STARTING in cpuhotplug.h - Support csky mp timer alpha version. - Just use low-counter with 32bit width as clocksource. - Coding convention with upstream feed-back. Signed-off-by: Guo Ren --- drivers/clocksource/Kconfig | 8 ++ drivers/clocksource/Makefile | 1 + drivers/clocksource/csky_mptimer.c | 176 +++++++++++++++++++++++++++++++++++++ include/linux/cpuhotplug.h | 1 + 4 files changed, 186 insertions(+) create mode 100644 drivers/clocksource/csky_mptimer.c diff --git a/drivers/clocksource/Kconfig b/drivers/clocksource/Kconfig index a11f4ba..a28043f 100644 --- a/drivers/clocksource/Kconfig +++ b/drivers/clocksource/Kconfig @@ -620,4 +620,12 @@ config RISCV_TIMER is accessed via both the SBI and the rdcycle instruction. This is required for all RISC-V systems. +config CSKY_MPTIMER + bool "C-SKY Multi Processor Timer" + depends on CSKY + select TIMER_OF + help + Say yes here to enable C-SKY SMP timer driver used for C-SKY SMP + system. + endmenu diff --git a/drivers/clocksource/Makefile b/drivers/clocksource/Makefile index db51b24..848c676 100644 --- a/drivers/clocksource/Makefile +++ b/drivers/clocksource/Makefile @@ -79,3 +79,4 @@ obj-$(CONFIG_CLKSRC_ST_LPC) += clksrc_st_lpc.o obj-$(CONFIG_X86_NUMACHIP) += numachip.o obj-$(CONFIG_ATCPIT100_TIMER) += timer-atcpit100.o obj-$(CONFIG_RISCV_TIMER) += riscv_timer.o +obj-$(CONFIG_CSKY_MPTIMER) += csky_mptimer.o diff --git a/drivers/clocksource/csky_mptimer.c b/drivers/clocksource/csky_mptimer.c new file mode 100644 index 0000000..9dc3cfb --- /dev/null +++ b/drivers/clocksource/csky_mptimer.c @@ -0,0 +1,176 @@ +// SPDX-License-Identifier: GPL-2.0 +// Copyright (C) 2018 Hangzhou C-SKY Microsystems co.,ltd. + +#include +#include +#include +#include +#include + +#include "timer-of.h" + +#define PTIM_CCVR "cr<3, 14>" +#define PTIM_CTLR "cr<0, 14>" +#define PTIM_LVR "cr<6, 14>" +#define PTIM_TSR "cr<1, 14>" + +static int csky_mptimer_set_next_event(unsigned long delta, struct clock_event_device *ce) +{ + mtcr(PTIM_LVR, delta); + + return 0; +} + +static int csky_mptimer_shutdown(struct clock_event_device *ce) +{ + mtcr(PTIM_CTLR, 0); + + return 0; +} + +static int csky_mptimer_oneshot(struct clock_event_device *ce) +{ + mtcr(PTIM_CTLR, 1); + + return 0; +} + +static int csky_mptimer_oneshot_stopped(struct clock_event_device *ce) +{ + mtcr(PTIM_CTLR, 0); + + return 0; +} + +static DEFINE_PER_CPU(struct timer_of, csky_to) = { + .flags = TIMER_OF_CLOCK, + .clkevt = { + .rating = 300, + .features = CLOCK_EVT_FEAT_PERCPU | + CLOCK_EVT_FEAT_ONESHOT, + .set_state_shutdown = csky_mptimer_shutdown, + .set_state_oneshot = csky_mptimer_oneshot, + .set_state_oneshot_stopped = csky_mptimer_oneshot_stopped, + .set_next_event = csky_mptimer_set_next_event, + }, + .of_irq = { + .flags = IRQF_TIMER, + .percpu = 1, + }, +}; + +static irqreturn_t timer_interrupt(int irq, void *dev) +{ + struct timer_of *to = this_cpu_ptr(&csky_to); + + mtcr(PTIM_TSR, 0); + + to->clkevt.event_handler(&to->clkevt); + + return IRQ_HANDLED; +} + +/* + * clock event for percpu + */ +static int csky_mptimer_starting_cpu(unsigned int cpu) +{ + struct timer_of *to = per_cpu_ptr(&csky_to, cpu); + + to->clkevt.cpumask = cpumask_of(cpu); + + clockevents_config_and_register(&to->clkevt, timer_of_rate(to), 2, ULONG_MAX); + + enable_percpu_irq(timer_of_irq(to), 0); + + return 0; +} + +static int csky_mptimer_dying_cpu(unsigned int cpu) +{ + struct timer_of *to = per_cpu_ptr(&csky_to, cpu); + + disable_percpu_irq(timer_of_irq(to)); + + return 0; +} + +/* + * clock source + */ +static u64 sched_clock_read(void) +{ + return (u64) mfcr(PTIM_CCVR); +} + +static u64 clksrc_read(struct clocksource *c) +{ + return (u64) mfcr(PTIM_CCVR); +} + +struct clocksource csky_clocksource = { + .name = "csky", + .rating = 400, + .mask = CLOCKSOURCE_MASK(32), + .flags = CLOCK_SOURCE_IS_CONTINUOUS, + .read = clksrc_read, +}; + +static int __init csky_mptimer_init(struct device_node *np) +{ + int ret, cpu; + struct timer_of *to; + int rate = 0; + int irq = 0; + + /* + * Csky_mptimer is designed for C-SKY SMP multi-processors and + * every core has it's own private irq and regs for clkevt and + * clksrc. + * + * The regs is accessed by cpu instruction: mfcr/mtcr instead of + * mmio map style. So we needn't mmio-address in dts, but we still + * need to give clk and irq number. + * + * We use private irq for the mptimer and irq number is the same + * for every core. So we use request_percpu_irq() in timer_of_init. + */ + + for_each_possible_cpu(cpu) { + to = per_cpu_ptr(&csky_to, cpu); + + if (cpu == 0) { + to->flags |= TIMER_OF_IRQ; + to->of_irq.handler = timer_interrupt; + + ret = timer_of_init(np, to); + if (ret) + return ret; + + rate = timer_of_rate(to); + irq = to->of_irq.irq; + } else { + ret = timer_of_init(np, to); + if (ret) + return ret; + + to->of_clk.rate = rate; + to->of_irq.irq = irq; + } + } + + ret = cpuhp_setup_state(CPUHP_AP_CSKY_TIMER_STARTING, + "clockevents/csky/timer:starting", + csky_mptimer_starting_cpu, + csky_mptimer_dying_cpu); + if (ret) { + pr_err("%s: Failed to cpuhp_setup_state.\n", __func__); + return ret; + } + + clocksource_register_hz(&csky_clocksource, rate); + sched_clock_register(sched_clock_read, 32, rate); + + return 0; +} +TIMER_OF_DECLARE(csky_mptimer, "csky,mptimer", csky_mptimer_init); diff --git a/include/linux/cpuhotplug.h b/include/linux/cpuhotplug.h index caf40ad..e0cd2ba 100644 --- a/include/linux/cpuhotplug.h +++ b/include/linux/cpuhotplug.h @@ -126,6 +126,7 @@ enum cpuhp_state { CPUHP_AP_MIPS_GIC_TIMER_STARTING, CPUHP_AP_ARC_TIMER_STARTING, CPUHP_AP_RISCV_TIMER_STARTING, + CPUHP_AP_CSKY_TIMER_STARTING, CPUHP_AP_KVM_STARTING, CPUHP_AP_KVM_ARM_VGIC_INIT_STARTING, CPUHP_AP_KVM_ARM_VGIC_STARTING, -- 2.7.4