Received: by 2002:ac0:a5a6:0:0:0:0:0 with SMTP id m35-v6csp397103imm; Wed, 26 Sep 2018 00:10:52 -0700 (PDT) X-Google-Smtp-Source: ACcGV61VV0KmsPhZJRP1C/sT8P7ZEJkTxoaB6n8ohISiTFP+BHaRzpSBIxPlFm4FEZ0CVv5cK4tk X-Received: by 2002:a17:902:1004:: with SMTP id b4-v6mr207182pla.283.1537945851960; Wed, 26 Sep 2018 00:10:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1537945851; cv=none; d=google.com; s=arc-20160816; b=0lxj8zaPUWgZgbZ+Eors8U1uCWmdee5s6tT/dxYa//sXCYmA4pPe3Gpq60a+CqRE4S 9+qNu4GeBPAOnORzqDlMhusIpzylcgX0C3pa6oF5UpWycXPPdLvPMdAPg85XX9vVwKvw MFFgj58VDoGRG7UhxXybBcIyLxrYy4IQSbjGnvZ0P0BAS7EgD10B99ukLGXMPFC4ttLF k2gmAXVLH0LcToyXJ8N9R1GqeJFM+c4ltfsL5Lc2YJC49vn2GjxYZKh8QzeWymOe27ya 2ngbpxJm8dA4TWISid+eYMqyUVsAB5oANYWKmuYPQKuo1ZxWmIcAV6X0hQ1UDGcCnp5V YXdg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:dkim-signature; bh=dXdoWPqv5ahD/gCdBkavYRQD+SE6vwS0G6UvzmSpo04=; b=NOCV8IsJAFNyI3hDxT3CyX1DV0omzN3nYpFUaB88IJZK5oKgu+h1Ci9jLQN0wAinFe ptB6jbNwQnPtJFasKczP6oUNwpU4d7faWLbRIoWMYuWAu75IK4pliNjOExBWq15iTSNv CxorKInrTHjXuUmkEh9/JHGecgVOlGvMp6WNqkIzqMc7an8Zpcm7uGSmgK4kyq9lxLCs 0vLWnJmqhPwhFzTBP6Eq8QD22wSiM/k//wy9rJ3R+oKlZh8jsKDPoXciFnckXMq8LYwk vIMIqptqHdF/Qazz3P28yxqOA4/4JolWtXfCzrhzIwjAwTFc3pLJF/DlfcCpB/ZeZPRp n80Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@as-electronics.de header.s=strato-dkim-0002 header.b=cghMDtcn; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id ay10-v6si4528845plb.293.2018.09.26.00.10.35; Wed, 26 Sep 2018 00:10:51 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail header.i=@as-electronics.de header.s=strato-dkim-0002 header.b=cghMDtcn; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727038AbeIZNV6 (ORCPT + 99 others); Wed, 26 Sep 2018 09:21:58 -0400 Received: from mo4-p05-ob.smtp.rzone.de ([85.215.255.131]:17876 "EHLO mo4-p05-ob.smtp.rzone.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726595AbeIZNV6 (ORCPT ); Wed, 26 Sep 2018 09:21:58 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; t=1537945826; s=strato-dkim-0002; d=as-electronics.de; h=In-Reply-To:Date:Message-ID:From:References:Cc:To:Subject: X-RZG-CLASS-ID:X-RZG-AUTH:From:Subject:Sender; bh=dXdoWPqv5ahD/gCdBkavYRQD+SE6vwS0G6UvzmSpo04=; b=cghMDtcnJsMQlYVbns3OuUPKLtcU9YCqDRPVOsMPAcV3B8bb+AAjyRIir1DcZWxSpm TVPlgQcMuwMHriU6m1WFhKLHi03ThM4HyflZW7yD4SgUUOjT96hamggiPP2+1Zx+Pltu pmaC62cVTtcZnThkYiXA7Q89OYdhVIusv+8UdwFpihGKMNT3WhZPHPDxT0zAOThGhuMh v50xjUNShp4bFKyYmgPPGG8UvMrOV+VOM78wRl4g8/mtgXnaQMhCSfQ/MCI6i5Vr4Hzp retp2YAQRq9vOrXYwR5qTf9QKZNSbj7O02H5bUT35be16vPIPXT0ntZcwiUBje+obaoX EY7Q== X-RZG-AUTH: ":LX8JdEmkW/4tAFwMkcNJIloh1hrA5u3owhPk7bdT5Fx2zAOrX/r2ZbrrxoyOl37jyAS87PCEdNZ1JosR9A8+EnwdTNhIEa3LxU1dwv15qr4=" X-RZG-CLASS-ID: mo05 Received: from [IPv6:2001:16b8:24d1:c900:7e56:f2b:35d9:ddc0] by smtp.strato.de (RZmta 44.2 AUTH) with ESMTPSA id L0a112u8Q7AH3e2 (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (curve secp521r1 with 521 ECDH bits, eq. 15360 bits RSA)) (Client did not present a certificate); Wed, 26 Sep 2018 09:10:17 +0200 (CEST) Subject: Re: [PATCH] arm64: dts: rockchip: Enable SPI NOR flash on Rock64 To: Chen-Yu Tsai , Heiko Stuebner Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-spi@vger.kernel.org, linux-rockchip@lists.infradead.org, Mark Brown , linux-mtd@lists.infradead.org, linux-arm-kernel@lists.infradead.org References: <20180926045357.20722-1-wens@csie.org> From: Frieder Schrempf Message-ID: <7ecb43c3-1693-005b-b547-03ca361bd843@exceet.de> Date: Wed, 26 Sep 2018 09:10:17 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.9.1 MIME-Version: 1.0 In-Reply-To: <20180926045357.20722-1-wens@csie.org> Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 26.09.2018 06:53, Chen-Yu Tsai wrote: > The Pine64 Rock64 board comes with a GigaDevice GD25Q128CSIG > or GD25Q127CSIG chip, which is a 128 Mbit SPI NOR flash chip > that supports the JEDEC read-ID command. > > This patch enables the SPI controller and adds a device node > for the flash chip using the generic "jedec,spi-nor" comaptible. > > Signed-off-by: Chen-Yu Tsai > --- > > This was working on linux-next 20180910, but now fails on linux-next > 20180925, with the following error messages: > > m25p80 spi0.0: error -22 reading 9f > m25p80: probe of spi0.0 failed with error -2 > > Reverting the spi/for-next branch makes it work again: > > m25p80 spi0.0: gd25q128 (16384 Kbytes) > > Not sure what's up. The reason is probably an issue that was introduced here: [1], and it was fixed here: [2]. [1] https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git/commit/drivers/spi?id=380583227c0c7f52383b0cd5c0e2de93ed31d553 [2] https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git/commit/drivers/spi?id=4c53f98555fdbf1cc291cab8ffa5e1507a4f25d9 > > --- > arch/arm64/boot/dts/rockchip/rk3328-rock64.dts | 12 ++++++++++++ > 1 file changed, 12 insertions(+) > > diff --git a/arch/arm64/boot/dts/rockchip/rk3328-rock64.dts b/arch/arm64/boot/dts/rockchip/rk3328-rock64.dts > index 9ee4f57557f3..2170cf63845e 100644 > --- a/arch/arm64/boot/dts/rockchip/rk3328-rock64.dts > +++ b/arch/arm64/boot/dts/rockchip/rk3328-rock64.dts > @@ -290,6 +290,18 @@ > }; > }; > > +&spi0 { > + status = "okay"; > + > + spiflash@0 { > + compatible = "jedec,spi-nor"; > + reg = <0>; > + > + /* maximum speed for Rockchip SPI */ > + spi-max-frequency = <50000000>; > + }; > +}; > + > &tsadc { > rockchip,hw-tshut-mode = <0>; > rockchip,hw-tshut-polarity = <0>; >