Received: by 2002:ac0:a5a6:0:0:0:0:0 with SMTP id m35-v6csp756769imm; Wed, 26 Sep 2018 06:24:22 -0700 (PDT) X-Google-Smtp-Source: ACcGV60/tGSpuoZmffHFMipMdiC3uqapHVl9Z6O8GSTNHooeqssmi34MS+LgkAGLU5LwBD41gJXp X-Received: by 2002:a17:902:447:: with SMTP id 65-v6mr5969544ple.325.1537968262045; Wed, 26 Sep 2018 06:24:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1537968262; cv=none; d=google.com; s=arc-20160816; b=Nyln2Ty0Ez/nKzREkggpNuFPo69nHmxHgTchlxW+qKWiuejFf7M6zbMyUvXMAwmANl FmH4fk1NBb5hFOr/Kfpjwo5pe1RerptRnp70A18k37AN2Yz3sZUikSRMhapIT6lUZHDV x/gVseQunyU9CZxQiq9c0J9BqSo9y+W8Kti+UarxUYvPdt4QeJoYDAmc1y8kcMqPZMO0 16tE3HMHWFkHyKQE5Pb6kDElKaMtChkqEuPzPQy6mf6nho7TcJeJFSCOynpaB82Kb+QR 66QiDgBTQdyYnk7W5vxEhM9NaN3MqACQEz7NhMnEl+Qdu0MSJzLvZm8Y3ScYCdW2GR5P WOEA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=vhXtoO9qWAowbNn8+UJUON+4quiA/Dxp088TAiXc7Rg=; b=fQhANKOH++ddN5m5qANtWGTlUMpgp4WlYzcZwCQW6nUkxSvZEW37HdCfG1bxjL37QS PK0HgVZT1o6qulx1FdUKx6p+dP5bG+jF9ICKFC3Z/PTrs4HQfNmAW+Q2BHf4ZR+dYPXp TXw5yFqDQ5q70qNba8vt3Wp/0xY98x4dzutEHC9bExD1kzUtv7XpRXGgjVvx712WZear lxsQON3aS89dFdfksSXf/mAUNzvIaE9QBASbM1RXrxzcq8dLofJjvDMXRP+ij1TLL8ZQ wAQLqQKIMnNxyoghqe8PN8OR7lhtWQGskbQGyuDFSaLAaQE9adY8HE93oMqUVGQq8lG9 woZw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j16-v6si5290948pgg.350.2018.09.26.06.24.06; Wed, 26 Sep 2018 06:24:22 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728926AbeIZTgA (ORCPT + 99 others); Wed, 26 Sep 2018 15:36:00 -0400 Received: from inva021.nxp.com ([92.121.34.21]:57918 "EHLO inva021.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728839AbeIZTgA (ORCPT ); Wed, 26 Sep 2018 15:36:00 -0400 Received: from inva021.nxp.com (localhost [127.0.0.1]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 15BAA2002A2; Wed, 26 Sep 2018 15:23:02 +0200 (CEST) Received: from inva024.eu-rdc02.nxp.com (inva024.eu-rdc02.nxp.com [134.27.226.22]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 132A72002D5; Wed, 26 Sep 2018 15:23:02 +0200 (CEST) Received: from fsr-ub1864-101.ea.freescale.net (fsr-ub1864-101.ea.freescale.net [10.171.82.97]) by inva024.eu-rdc02.nxp.com (Postfix) with ESMTP id 6D3F0203C2; Wed, 26 Sep 2018 15:23:01 +0200 (CEST) From: laurentiu.tudor@nxp.com To: devicetree@vger.kernel.org, netdev@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: roy.pledge@nxp.com, madalin.bucur@nxp.com, davem@davemloft.net, shawnguo@kernel.org, leoyang.li@nxp.com, robin.murphy@arm.com, bharat.bhushan@nxp.com, Laurentiu Tudor Subject: [PATCH v2 18/22] arm64: dts: ls104xa: set mask to drop TBU ID from StreamID Date: Wed, 26 Sep 2018 16:22:43 +0300 Message-Id: <20180926132247.10971-19-laurentiu.tudor@nxp.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20180926132247.10971-1-laurentiu.tudor@nxp.com> References: <20180926132247.10971-1-laurentiu.tudor@nxp.com> X-Virus-Scanned: ClamAV using ClamSMTP Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Laurentiu Tudor The StreamID entering the SMMU is actually a concatenation of the SMMU TBU ID and the ICID configured in software. Since the TBU ID is internal to the SoC and since we want that the actual the ICID configured in software to enter the SMMU witout any additional set bits, mask out the TBU ID bits and leave only the relevant ICID bits to enter SMMU. Signed-off-by: Laurentiu Tudor --- arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi | 1 + arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi | 1 + 2 files changed, 2 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi index 7eea2bace171..1f9b385007a8 100644 --- a/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi +++ b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi @@ -226,6 +226,7 @@ compatible = "arm,mmu-500"; reg = <0 0x9000000 0 0x400000>; dma-coherent; + stream-match-mask = <0x7f00>; #global-interrupts = <2>; #iommu-cells = <1>; interrupts = , diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi index 07a853a0aeaa..22bf3975492a 100644 --- a/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi +++ b/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi @@ -232,6 +232,7 @@ compatible = "arm,mmu-500"; reg = <0 0x9000000 0 0x400000>; dma-coherent; + stream-match-mask = <0x7f00>; #global-interrupts = <2>; #iommu-cells = <1>; interrupts = , -- 2.17.1