Received: by 2002:ac0:a5a6:0:0:0:0:0 with SMTP id m35-v6csp1424653imm; Wed, 26 Sep 2018 18:13:03 -0700 (PDT) X-Google-Smtp-Source: ACcGV624hXixUQTO5JYONscuw7cc8FLFTyztJLX699wT2foHoMBHFYKt80dIjby5wd0MLA7T4Bal X-Received: by 2002:a17:902:d808:: with SMTP id a8-v6mr8527777plz.306.1538010783672; Wed, 26 Sep 2018 18:13:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1538010783; cv=none; d=google.com; s=arc-20160816; b=XVFoTZHEKj3Pph+ObqnmjNwZWfSd+xejYFvazz+WUiIEtN/AC2R3no7Y/Vj+hhH/50 7UtDf2JsHpI4T0LxdpjG0cysyq3lxmSLNVcETVyjHWjr5oAKVNobNLlcy36QYwoaP2ZM vYIreu+KaiVEFM2jRpSL3sdxfEPZiuwXVcQL2hHcypq3M9NtSf/Pf9yy2huwPJUr974X dSEhoD4DiQSbBKMCLnP/87Skvw6vayT2YMWMAl+cK1kjF4VG9eds15l4Mu21IODnmEyL gaGCJ6XFncedvvFpH/F14DSvB16kvATFgQPuAsIPJwiwe8uc8EzgQBEGXYsPxYk5V43P ZW9g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:content-transfer-encoding :references:in-reply-to:date:cc:to:from:subject:message-id; bh=GNAgzdLYPpPseW62QfMHZUGXs+1DRuUh0PjSKkm8Z4A=; b=tuabhXleqNuTYAww20d/8FP1j1TrGMh3WfV9AWI2DCuIUx/VwXPCkRgPFMQXb9j/Wk 5Oajbpp14dnQt9YNO60blz4ACypTnho2UnWL+jyia9kAyuk5iL2F+2wUu4gxKJE1Xy7j Ek8NIzUm3D/Av028Y/kuMt5+/YRn5J7eKP0joyrcsyPKo1CE3+JKEtjJUIXFOZepP2vh yyIcg4ZkUlO+rT59OPJ0O/jk+zKBqs1255hQGo0f6LSUnYiyxKg6t7EgjsGjD4b8p2nY KvFeKpxh9Rn8hzyLTwwxpdGiPfSEu8XxVoQ0uSC7b2rB0yOS7uaAOlYVCcBOUDeDF057 CWNA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id s61-v6si527520plb.125.2018.09.26.18.12.48; Wed, 26 Sep 2018 18:13:03 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726651AbeI0H2Q (ORCPT + 99 others); Thu, 27 Sep 2018 03:28:16 -0400 Received: from mailgw02.mediatek.com ([210.61.82.184]:12279 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1726453AbeI0H2P (ORCPT ); Thu, 27 Sep 2018 03:28:15 -0400 X-UUID: 376c4ff9cd22407285c90421c02925a5-20180927 Received: from mtkcas08.mediatek.inc [(172.21.101.126)] by mailgw02.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 1479363521; Thu, 27 Sep 2018 09:12:25 +0800 Received: from MTKCAS32.mediatek.inc (172.27.4.184) by mtkmbs01n2.mediatek.inc (172.21.101.79) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Thu, 27 Sep 2018 09:12:13 +0800 Received: from [10.17.3.153] (10.17.3.153) by MTKCAS32.mediatek.inc (172.27.4.170) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Thu, 27 Sep 2018 09:12:12 +0800 Message-ID: <1538010732.27607.25.camel@mhfsdcap03> Subject: Re: [PATCH v3 1/3] spis: mediatek: add bindings for Mediatek MT2712 soc platform From: lei liu To: Rob Herring CC: Mark Brown , Mark Rutland , Matthias Brugger , Sascha Hauer , , , , , , Date: Thu, 27 Sep 2018 09:12:12 +0800 In-Reply-To: <20180926223318.GA18703@bogus> References: <1537150762-7072-1-git-send-email-leilk.liu@mediatek.com> <1537150762-7072-2-git-send-email-leilk.liu@mediatek.com> <20180926223318.GA18703@bogus> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.2.3-0ubuntu6 Content-Transfer-Encoding: 7bit MIME-Version: 1.0 X-TM-SNTS-SMTP: 6E47E54D0FB39F0A6DB5DE98BB1ADE0D35771B34CD872C5C4C659E792213D2912000:8 X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, 2018-09-26 at 17:33 -0500, Rob Herring wrote: > On Mon, Sep 17, 2018 at 10:19:20AM +0800, Leilk Liu wrote: > > This patch adds a DT binding documentation for the MT2712 soc. > > > > Signed-off-by: Leilk Liu > > --- > > .../devicetree/bindings/spi/spi-slave-mt27xx.txt | 32 ++++++++++++++++++++ > > 1 file changed, 32 insertions(+) > > create mode 100644 Documentation/devicetree/bindings/spi/spi-slave-mt27xx.txt > > > > diff --git a/Documentation/devicetree/bindings/spi/spi-slave-mt27xx.txt b/Documentation/devicetree/bindings/spi/spi-slave-mt27xx.txt > > new file mode 100644 > > index 0000000..09cb2c4 > > --- /dev/null > > +++ b/Documentation/devicetree/bindings/spi/spi-slave-mt27xx.txt > > @@ -0,0 +1,32 @@ > > +Binding for MTK SPI Slave controller > > + > > +Required properties: > > +- compatible: should be one of the following. > > + - mediatek,mt2712-spi-slave: for mt2712 platforms > > +- reg: Address and length of the register set for the device. > > +- interrupts: Should contain spi interrupt. > > +- clocks: phandles to input clocks. > > + It's clock gate, and should be <&infracfg CLK_INFRA_AO_SPI1>. > > +- clock-names: should be "spi" for the clock gate. > > + > > +Optional properties: > > +- assigned-clocks: it's mux clock, should be <&topckgen CLK_TOP_SPISLV_SEL>. > > +- assigned-clock-parents: parent of mux clock. > > + It's PLL, and should be on of the following. > > s/on/one/ > > With that fixed, > > Reviewed-by: Rob Herring Yes, it's a mistake, I'll fix it, thanks