Received: by 2002:ac0:a5a6:0:0:0:0:0 with SMTP id m35-v6csp2070209imm; Thu, 27 Sep 2018 07:01:30 -0700 (PDT) X-Google-Smtp-Source: ACcGV63SvP0QR8jKFAL8mTUnJGNI2jqGTN0WcbtjWvT/1OzfXUj4zu9Vnn914pgRJfpmCaqrc3B+ X-Received: by 2002:a63:f448:: with SMTP id p8-v6mr1239718pgk.124.1538056890131; Thu, 27 Sep 2018 07:01:30 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1538056890; cv=none; d=google.com; s=arc-20160816; b=Yb5DAOgI7uijy5A3zp/hYYHJJAH+CN7QY3uxWelvR0vIzU4jVGmotuYHmA8fGV9dlQ sL3b3XJIClj+2PnxbaumtvJOVs/AR4NaZJ3VqtnRuxnnJv23SrRmD1bQhLRzO0nh9Riv 9KmQemJgEOI5L3nkqHTkGgBhiWXCI17aCni1pI5N7VN82C72bgfVfA5AXHNoatjd0oxj iS1aDruuoBhM+dr5qr4RZAuOrOW5439K9eYcaFG28vCsJUwGUqDY7sV9Dh41ii3AkMHU WnZjTRnhBkT9kwXqk8JeaMVIYgg6v4zUPXu6S64BWwVO5F/SdMMosJGKGik8PFTgSJTH 0OWQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from; bh=DbfJInAYUf9trD5n9VeGqz+9XaANBO2wDG90YqNonZE=; b=J8dlk7+aWCJb43nne4t3/BL8C9BasppyxRZZZlrtcLIRR5Cfw3wwyBRQQi4igU/bKB OZM/gpUJieQImoFV4KmXe7nzxOH1b08wP+PQLjgZSo4KMT8EyNKEu4InYNf97J11PFwg ltxtgPXlYf4AMdPea78m/prFpkE9hGlBuh431EVlJl8PPKw/hIjQIY5E09NAHc+HcsFj VmMt92gC57nTMmNJ9mZr7xlyj/qqZCjOOYPOceB1sNJbce0V9gO8JCZyJeiiBtCj1v5d pvH281a0RaqIr3Gr3CYYgm646lrhIj+9jUswcoBI1Soru+BK/G9/4vH7uQDrrDI4IDY8 aK0w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 19-v6si2028494pgy.577.2018.09.27.07.01.12; Thu, 27 Sep 2018 07:01:30 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727472AbeI0URz (ORCPT + 99 others); Thu, 27 Sep 2018 16:17:55 -0400 Received: from relmlor4.renesas.com ([210.160.252.174]:9045 "EHLO relmlie3.idc.renesas.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1727216AbeI0URz (ORCPT ); Thu, 27 Sep 2018 16:17:55 -0400 Received: from unknown (HELO relmlir1.idc.renesas.com) ([10.200.68.151]) by relmlie3.idc.renesas.com with ESMTP; 27 Sep 2018 22:59:29 +0900 Received: from relmlii1.idc.renesas.com (relmlii1.idc.renesas.com [10.200.68.65]) by relmlir1.idc.renesas.com (Postfix) with ESMTP id EEEED8BE33; Thu, 27 Sep 2018 22:59:27 +0900 (JST) X-IronPort-AV: E=Sophos;i="5.54,310,1534777200"; d="scan'208";a="292093583" Received: from unknown (HELO vbox.ree.adwin.renesas.com) ([10.226.37.67]) by relmlii1.idc.renesas.com with ESMTP; 27 Sep 2018 22:59:24 +0900 From: Phil Edworthy To: Geert Uytterhoeven , Laurent Pinchart , Rob Herring , Mark Rutland Cc: Jacopo Mondi , Linus Walleij , Simon Horman , linux-gpio@vger.kernel.org, linux-renesas-soc@vger.kernel.org, linux-kernel@vger.kernel.org, Phil Edworthy , devicetree@vger.kernel.org Subject: [PATCH v6 0/3] Renesas R9A06G032 PINCTRL Driver Date: Thu, 27 Sep 2018 14:59:19 +0100 Message-Id: <20180927135922.12015-1-phil.edworthy@renesas.com> X-Mailer: git-send-email 2.17.1 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This implements the pinctrl driver for the RZ/N1 family of devices, including the R9A06G032 (RZ/N1D) device. This series was originally written by Michel Pollet whilst at Renesas, and I have taken over this work. Main changes: v6: - Instead of combining the pin nr and func into a single element, use a pair of 8-bit elements. - Simplified how the MDIO function is calculated v5: - Address Jacopo's further comments - Address Geert's comments v4: - Address Jacopo's comments - Add alternative way to use the pinmux prop. - Remove mention of gpios. - Implement pin_config_group_get() - Fix function to get pin configs, i.e. return -EINVAL when disabled. v3: - Use standard DT props instead of proprietary ones. - Replace virtual pins used for MDIO muxing with extra funcs. - Use pinctrl_utils funcs to handle the maps. - Remove the dbg functions to keep things simple. - Change the way the functions are defined so it is easy to check against the hardware numbering. v2: - Change to generic rzn1 family driver, instead of device specific. - Review comments fixed. - Fix error handling during probe Phil Edworthy (3): dt-bindings: pinctrl: renesas,rzn1-pinctrl: documentation pinctrl: renesas: Renesas RZ/N1 pinctrl driver ARM: dts: r9a06g032: Add pinctrl node .../bindings/pinctrl/renesas,rzn1-pinctrl.txt | 155 +++ arch/arm/boot/dts/r9a06g032.dtsi | 8 + drivers/pinctrl/Kconfig | 10 + drivers/pinctrl/Makefile | 1 + drivers/pinctrl/pinctrl-rzn1.c | 941 ++++++++++++++++++ include/dt-bindings/pinctrl/rzn1-pinctrl.h | 135 +++ 6 files changed, 1250 insertions(+) create mode 100644 Documentation/devicetree/bindings/pinctrl/renesas,rzn1-pinctrl.txt create mode 100644 drivers/pinctrl/pinctrl-rzn1.c create mode 100644 include/dt-bindings/pinctrl/rzn1-pinctrl.h -- 2.17.1