Received: by 2002:ac0:a5a6:0:0:0:0:0 with SMTP id m35-v6csp810622imm; Fri, 28 Sep 2018 07:13:32 -0700 (PDT) X-Google-Smtp-Source: ACcGV60ys7jiykyModZfc/Ot2wxBLlJvIJWLWm3s/6PcwZAxLs2PsdbKzyh6R0kl5VL2micgxlNI X-Received: by 2002:a17:902:344:: with SMTP id 62-v6mr16769900pld.164.1538144012223; Fri, 28 Sep 2018 07:13:32 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1538144012; cv=none; d=google.com; s=arc-20160816; b=q0MyebJc8i308jXosmP9Rh66fURiXjbmsAJINXZQGpEMiXXN8UCK/XqXhzjkuW+CFf NRKqW7bB+UE3OsS1Z8qLxRSJFL//PRUMaRa3rANevvtuySACeb3Kg9RAaq/415E1SPQp jGh/I7AwcddCzuljRt6ndTnpvSD1ca7JyOJ26IInj7f+HLML4gKNawrTjgygmpPbN5yp CXIeuITob3g+Q7p3+v1BkgLzEeBWWiT7fFrfvJwUt4HRjjxH2TW3DMtnrQN6dvqFdPkF u3zxR30EeZrbtu9x0kcM84tVdHgvHn1dvsc6Oa34VZmJlOh2Stb+Rjo5byKZ0az7Rypj atOg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=QiCY1OBjJA8jzGGo2BTTCq8k6o92/xxPDihoF/PByhg=; b=Lgn0P4+NP/pIWMV0WJyti2qu7aolNnB5VN7AujmpnBhtbyiI2uut1Erbzoi7D7JO4/ zfe+hcKdaloJd0Fes7ThLPmkgF1TDPjuaPvcZOwnWoNRiCSaLJFBM5emQxoO16IxYgTW ch5f4fjmHPx03VczcOABxjVlEzRXh74JrsHSIPH5PKdA4VNrNIFug4Tht/0Izchl7TB1 BQi6zjMHFF9rA30PrTEi7yp0EW+Sm4uAsgo8cbv2oreiSqiAo8w8e3BMEv6SAmbGQbul iPi9NZzrDjzyh2Ms4LJRwP0GPHMXi0klgn/zI2wppL/nRhQPSO3kDJh9XARiV1pvXu3p k+lg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=G1YDbEzX; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m185-v6si5007742pgm.206.2018.09.28.07.13.15; Fri, 28 Sep 2018 07:13:32 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=G1YDbEzX; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729137AbeI1UhC (ORCPT + 99 others); Fri, 28 Sep 2018 16:37:02 -0400 Received: from hqemgate14.nvidia.com ([216.228.121.143]:4263 "EHLO hqemgate14.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726473AbeI1UhB (ORCPT ); Fri, 28 Sep 2018 16:37:01 -0400 Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqemgate14.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Fri, 28 Sep 2018 07:13:04 -0700 Received: from HQMAIL103.nvidia.com ([172.20.161.6]) by hqpgpgate102.nvidia.com (PGP Universal service); Fri, 28 Sep 2018 07:13:02 -0700 X-PGP-Universal: processed; by hqpgpgate102.nvidia.com on Fri, 28 Sep 2018 07:13:02 -0700 Received: from HQMAIL102.nvidia.com (172.18.146.10) by HQMAIL103.nvidia.com (172.20.187.11) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Fri, 28 Sep 2018 14:13:01 +0000 Received: from HQMAIL107.nvidia.com (172.20.187.13) by HQMAIL102.nvidia.com (172.18.146.10) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Fri, 28 Sep 2018 14:13:00 +0000 Received: from hqnvemgw01.nvidia.com (172.20.150.20) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1395.4 via Frontend Transport; Fri, 28 Sep 2018 14:13:00 +0000 Received: from moonraker.nvidia.com (Not Verified[10.21.132.143]) by hqnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Fri, 28 Sep 2018 07:13:00 -0700 From: Jon Hunter To: Rob Herring , Mark Rutland , Mathias Nyman , Greg Kroah-Hartman , Thierry Reding CC: , , , Ulf Hansson , "Jon Hunter" Subject: [PATCH V2 1/5] dt-bindings: usb: xhci-tegra: Add power-domain details Date: Fri, 28 Sep 2018 15:11:46 +0100 Message-ID: <1538143910-24400-2-git-send-email-jonathanh@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1538143910-24400-1-git-send-email-jonathanh@nvidia.com> References: <1538143910-24400-1-git-send-email-jonathanh@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1538143984; bh=QiCY1OBjJA8jzGGo2BTTCq8k6o92/xxPDihoF/PByhg=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:X-NVConfidentiality:MIME-Version: Content-Type; b=G1YDbEzX7T3HQDCJmkHoiGwImMwJf6aCpiuJuScnf4BijCpAv1WpsYvH1YpOBuVwg XlivPCTFnMLKMsI+qp0eUi0lZ3BUlT1t1LSPdSZBbcB0aVRRC0x8X5bpSJlnobYvlU XWXULX8FpmD6ID3CXj06dpgR6uBIFxL1+lqpDNnfhjEgziCwo/vTo8W9Ji0sA5l0Tv q3uWBw6e+u2UZe+3G7IL7nWcYg86ssj+J+vAtAASw3FEw4Cpjy+1WBLlZfKmZ7UWYS IxsJCf3+m5eBBsJxNhp+aFqkTlCAGSsyRGMuVXGQs61ekcYtLf4jushu5T5k7aORl2 j1KKM297J6ipw== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add details for power-domains to the Tegra xHCI bindings so that generic power-domains can be used for inconjunction with the xHCI driver. Signed-off-by: Jon Hunter --- Documentation/devicetree/bindings/usb/nvidia,tegra124-xusb.txt | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/Documentation/devicetree/bindings/usb/nvidia,tegra124-xusb.txt b/Documentation/devicetree/bindings/usb/nvidia,tegra124-xusb.txt index 3eee9e505400..4156c3e181c5 100644 --- a/Documentation/devicetree/bindings/usb/nvidia,tegra124-xusb.txt +++ b/Documentation/devicetree/bindings/usb/nvidia,tegra124-xusb.txt @@ -59,6 +59,14 @@ For Tegra210: - avdd-pll-uerefe-supply: PLLE reference PLL power supply. Must supply 1.05 V. - dvdd-pex-pll-supply: PCIe/USB3 PLL power supply. Must supply 1.05 V. - hvdd-pex-pll-e-supply: High-voltage PLLE power supply. Must supply 1.8 V. +- power-domains: A list of PM domain specifiers that reference each power-domain + used by the xHCI controller. This list must comprise of a specifier for the + XUSBA and XUSBC power-domains. See ../power/power_domain.txt and + ../arm/tegra/nvidia,tegra20-pmc.txt for details. +- power-domain-names: A list of names that represent each of the specifiers in + the 'power-domains' property. Must include 'xusb_ss' and 'xusb_host' which + represent the power-domains XUSBA and XUSBC, respectively. See + ../power/power_domain.txt for details. Optional properties: -------------------- -- 2.7.4