Received: by 2002:ac0:a582:0:0:0:0:0 with SMTP id m2-v6csp2687680imm; Wed, 3 Oct 2018 07:44:45 -0700 (PDT) X-Google-Smtp-Source: ACcGV637DcSmlaYmuQQQez8PsjtqyJpefcy+hUg7E/gD6YqS9ouFMDfZJiaz/ACCWA++ZS6iDGWL X-Received: by 2002:a62:be03:: with SMTP id l3-v6mr1986176pff.138.1538577885766; Wed, 03 Oct 2018 07:44:45 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1538577885; cv=none; d=google.com; s=arc-20160816; b=pm+wjRhHpo5ZutiKY+sOyDpXN/PyzB7a8BxjUxChqr0CXe7rhXMtIDGGL+2fEN3pSl C6x8KHh9+lrJLP+ax0aCp/YhC/ToxGRLqaJKMzBNT8FfeNRTEzzRYO3UerQbDBbqb6Bp GWEb7Mu0dYIR53v3KP4XX84r//5Yej7sCLX9ySWKEFnq23IzDu4QhcR1aTYZrs24dRsh arUGvs89bV0NDbpKXpINqnF6lcdvGEawwyO0AYd3G1jtite7xrFxHkRAeuc+EcY1OOIN tLlfbcn+3x9LW/Pnrp5mohFwMxeYNtgXrPrJfb94opBojTmuzROaWQFl7cxgNffFyPRE A5ug== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:subject:cc :to:from; bh=z84i2nI5TVcvQWLFHXGLb7qEcJZkFfCkt3fE0tXk1mA=; b=XEbHA3hHCOUU3glQB3pk6FhD2iLVuKbLKv7pxxdTfJu0WiVGZKE0JdZEmU2JhhRj0Z VoYY1MCDIAsg2GKrKc8K38l90rivXD+jIGOnUSivkE7ooPvoV0BaTjv8o1QKoY4Gx+rz qq0eOxiSOsdjQkrgt4JxeSmPxtgLZkC5yDRPm5jN85X5dVrYi2hHxHL+No4IkN54gw9V C5S1/9G+WsqWq8ud33wymGunCPqmVimhy0TP5svFTWrKrl9fa5SwjsvQB06GcXLACmmO w2SRBpGj7eFhCeG+zyzA1DS7QiZv4YoUg2KCi3Kqg/sRKa1/vhfsqr3dSln6jxRF/xq/ nQSQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id z138-v6si2035355pfc.181.2018.10.03.07.44.29; Wed, 03 Oct 2018 07:44:45 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726834AbeJCVc5 (ORCPT + 99 others); Wed, 3 Oct 2018 17:32:57 -0400 Received: from mx07-00178001.pphosted.com ([62.209.51.94]:11611 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726748AbeJCVc4 (ORCPT ); Wed, 3 Oct 2018 17:32:56 -0400 Received: from pps.filterd (m0046037.ppops.net [127.0.0.1]) by mx07-.pphosted.com (8.16.0.21/8.16.0.21) with SMTP id w93EdKWA030441; Wed, 3 Oct 2018 16:41:47 +0200 Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx07-00178001.pphosted.com with ESMTP id 2mv4mj7t6h-1 (version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT); Wed, 03 Oct 2018 16:41:47 +0200 Received: from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 0BB393A; Wed, 3 Oct 2018 14:41:45 +0000 (GMT) Received: from Webmail-eu.st.com (sfhdag5node3.st.com [10.75.127.15]) by zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id D6C424DB2; Wed, 3 Oct 2018 14:41:45 +0000 (GMT) Received: from localhost (10.75.127.50) by SFHDAG5NODE3.st.com (10.75.127.15) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Wed, 3 Oct 2018 16:41:45 +0200 From: Fabrice Gasnier To: , , CC: , , , , Subject: [PATCH v2] ARM: multi_v7_defconfig: enable STM32 analog & timer drivers Date: Wed, 3 Oct 2018 16:41:29 +0200 Message-ID: <1538577689-22847-1-git-send-email-fabrice.gasnier@st.com> X-Mailer: git-send-email 1.9.1 MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.75.127.50] X-ClientProxiedBy: SFHDAG4NODE1.st.com (10.75.127.10) To SFHDAG5NODE3.st.com (10.75.127.15) X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:,, definitions=2018-10-03_07:,, signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This enables drivers for STM32 timer, low power timer and analog hardware that can be used on STM32MP1 SoC: - Timer & LP Timer MFD core, PWM, trigger & encoder drivers - IIO ADC/DAC/DFSDM - vrefbuf regu driver (voltage reference buffer). Signed-off-by: Fabrice Gasnier --- arch/arm/configs/multi_v7_defconfig | 10 ++++++++++ 1 file changed, 10 insertions(+) diff --git a/arch/arm/configs/multi_v7_defconfig b/arch/arm/configs/multi_v7_defconfig index fc33444..15700cb 100644 --- a/arch/arm/configs/multi_v7_defconfig +++ b/arch/arm/configs/multi_v7_defconfig @@ -518,6 +518,7 @@ CONFIG_MFD_TPS65217=y CONFIG_MFD_TPS65218=y CONFIG_MFD_TPS6586X=y CONFIG_MFD_TPS65910=y +CONFIG_MFD_STM32_LPTIMER=m CONFIG_REGULATOR_ACT8865=y CONFIG_REGULATOR_ACT8945A=y CONFIG_REGULATOR_ANATOP=y @@ -548,6 +549,7 @@ CONFIG_REGULATOR_RK808=y CONFIG_REGULATOR_RN5T618=y CONFIG_REGULATOR_S2MPS11=y CONFIG_REGULATOR_S5M8767=y +CONFIG_REGULATOR_STM32_VREFBUF=m CONFIG_REGULATOR_TI_ABB=y CONFIG_REGULATOR_TPS51632=y CONFIG_REGULATOR_TPS62360=y @@ -902,14 +904,20 @@ CONFIG_AT91_SAMA5D2_ADC=m CONFIG_BERLIN2_ADC=m CONFIG_CPCAP_ADC=m CONFIG_EXYNOS_ADC=m +CONFIG_STM32_ADC_CORE=m +CONFIG_STM32_ADC=m +CONFIG_STM32_DFSDM_ADC=m CONFIG_VF610_ADC=m CONFIG_XILINX_XADC=y +CONFIG_STM32_LPTIMER_CNT=m +CONFIG_STM32_DAC=m CONFIG_MPU3050_I2C=y CONFIG_CM36651=m CONFIG_SENSORS_ISL29018=y CONFIG_SENSORS_ISL29028=y CONFIG_AK8975=y CONFIG_IIO_HRTIMER_TRIGGER=y +CONFIG_IIO_STM32_LPTIMER_TRIGGER=m CONFIG_PWM=y CONFIG_PWM_ATMEL=m CONFIG_PWM_ATMEL_HLCDC_PWM=m @@ -923,6 +931,8 @@ CONFIG_PWM_RENESAS_TPU=y CONFIG_PWM_ROCKCHIP=m CONFIG_PWM_SAMSUNG=m CONFIG_PWM_STI=y +CONFIG_PWM_STM32=m +CONFIG_PWM_STM32_LP=m CONFIG_PWM_SUN4I=y CONFIG_PWM_TEGRA=y CONFIG_PWM_VT8500=y -- 1.9.1