Received: by 2002:ac0:a582:0:0:0:0:0 with SMTP id m2-v6csp203120imm; Wed, 3 Oct 2018 14:33:05 -0700 (PDT) X-Google-Smtp-Source: ACcGV61HNng9VZiJ1iV0X7OsNIjK5BQjIFa6MbVeNtnnj5e6ueUvPfKb+LboPXewmsV5DyWBZBAm X-Received: by 2002:a65:53c9:: with SMTP id z9-v6mr3012300pgr.203.1538602385664; Wed, 03 Oct 2018 14:33:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1538602385; cv=none; d=google.com; s=arc-20160816; b=B6oOZmEMy6SKqghinColtf6tEaDqNfFw9LViw1QmI92hLMYgLpHhNDY173BIO6tO8M oNGo9BfprLRhUfmzgOyrKW9nAFcRJJsbyUnXyZIdLM3sxVftWahrb1/g/Tmv6pYQ+a0x WwcU9bTnEqR1+mnknSPKLFh1EZJ6TJLkQS2HuHMai2gOuI/EYPnFJCWtyFotHotlm9O8 m79hWeZwNQYX9aaUwyA9e4A6dZ0IM++ZSB6RTJMcApxR1ALRZz+XxHuhOGzNz3Yx2p3e fYIDyGeWSM0l0uJCLO7+G5pr1Kx+IkV+dZcBU6ovojHI6cOagCR2ejkuxPpiS6MZgGg0 bxbQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from; bh=Glv0+srXdL2lWh0/5a5ZdvjaMofZlTMT95ULSLHmdXY=; b=VsQfuawU0OID9s+Eoc7FhmxrUzG4poxhAnaVET7fkq1uv+QGGXyAXRyPlDTvrEaCkQ KhznUbdBh1Rpbs+p/kNrmPf4PQWAQYiSUKjGyG49uZvV8ahtMPOOmsRx0qj7rM/k4paD +MvonIK8/2KofxCHMnsp0oc0rA1cfgAnghLL2ZeYuUzUxAfulfptIiIG2oiQJ9PP6hrO Z/QznBs3cj0nMVaLM1z9AyrSROacClk2WTQKo8mNYO4xMWF4eHD0hWLlAblbEUGhBzMf tyEuj+mwMjClTP9qThdtbIOrcdJzStCw+7VEBi8LcpLWDIUHpkRUPR7sEdSZn+1leu9z cf2w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=vmware.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id p4-v6si2708714pls.53.2018.10.03.14.32.50; Wed, 03 Oct 2018 14:33:05 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=vmware.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727504AbeJDEWs (ORCPT + 99 others); Thu, 4 Oct 2018 00:22:48 -0400 Received: from ex13-edg-ou-002.vmware.com ([208.91.0.190]:14656 "EHLO EX13-EDG-OU-002.vmware.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727234AbeJDEWr (ORCPT ); Thu, 4 Oct 2018 00:22:47 -0400 Received: from sc9-mailhost3.vmware.com (10.113.161.73) by EX13-EDG-OU-002.vmware.com (10.113.208.156) with Microsoft SMTP Server id 15.0.1156.6; Wed, 3 Oct 2018 14:32:27 -0700 Received: from sc2-haas01-esx0118.eng.vmware.com (sc2-haas01-esx0118.eng.vmware.com [10.172.44.118]) by sc9-mailhost3.vmware.com (Postfix) with ESMTP id BAC94407D2; Wed, 3 Oct 2018 14:32:32 -0700 (PDT) From: Nadav Amit To: Ingo Molnar CC: , , Nadav Amit , Thomas Gleixner , "H. Peter Anvin" Subject: [PATCH v9 09/10] x86: cpufeature: use macros instead of inline assembly Date: Wed, 3 Oct 2018 14:30:59 -0700 Message-ID: <20181003213100.189959-10-namit@vmware.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20181003213100.189959-1-namit@vmware.com> References: <20181003213100.189959-1-namit@vmware.com> MIME-Version: 1.0 Content-Type: text/plain Received-SPF: None (EX13-EDG-OU-002.vmware.com: namit@vmware.com does not designate permitted sender hosts) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Use assembly macros for static_cpu_has() and call them from inline assembly. This not only makes the code more readable, but also improves compilation decision, specifically inline decisions which GCC base on the number of new lines in inline assembly. The patch slightly increases the kernel size: text data bss dec hex filename 18162879 10226256 2957312 31346447 1de4f0f ./vmlinux before 18163528 10226300 2957312 31347140 1de51c4 ./vmlinux after (+693) And enables the inlining of function such as free_ldt_pgtables(). Cc: Thomas Gleixner Cc: Ingo Molnar Cc: "H. Peter Anvin" Cc: x86@kernel.org Acked-by: Peter Zijlstra (Intel) Tested-by: Kees Cook Signed-off-by: Nadav Amit --- arch/x86/include/asm/cpufeature.h | 82 ++++++++++++++++++------------- arch/x86/kernel/macros.S | 1 + 2 files changed, 48 insertions(+), 35 deletions(-) diff --git a/arch/x86/include/asm/cpufeature.h b/arch/x86/include/asm/cpufeature.h index aced6c9290d6..7d442722ef24 100644 --- a/arch/x86/include/asm/cpufeature.h +++ b/arch/x86/include/asm/cpufeature.h @@ -2,10 +2,10 @@ #ifndef _ASM_X86_CPUFEATURE_H #define _ASM_X86_CPUFEATURE_H -#include - -#if defined(__KERNEL__) && !defined(__ASSEMBLY__) +#ifdef __KERNEL__ +#ifndef __ASSEMBLY__ +#include #include #include @@ -161,37 +161,10 @@ extern void clear_cpu_cap(struct cpuinfo_x86 *c, unsigned int bit); */ static __always_inline __pure bool _static_cpu_has(u16 bit) { - asm_volatile_goto("1: jmp 6f\n" - "2:\n" - ".skip -(((5f-4f) - (2b-1b)) > 0) * " - "((5f-4f) - (2b-1b)),0x90\n" - "3:\n" - ".section .altinstructions,\"a\"\n" - " .long 1b - .\n" /* src offset */ - " .long 4f - .\n" /* repl offset */ - " .word %P[always]\n" /* always replace */ - " .byte 3b - 1b\n" /* src len */ - " .byte 5f - 4f\n" /* repl len */ - " .byte 3b - 2b\n" /* pad len */ - ".previous\n" - ".section .altinstr_replacement,\"ax\"\n" - "4: jmp %l[t_no]\n" - "5:\n" - ".previous\n" - ".section .altinstructions,\"a\"\n" - " .long 1b - .\n" /* src offset */ - " .long 0\n" /* no replacement */ - " .word %P[feature]\n" /* feature bit */ - " .byte 3b - 1b\n" /* src len */ - " .byte 0\n" /* repl len */ - " .byte 0\n" /* pad len */ - ".previous\n" - ".section .altinstr_aux,\"ax\"\n" - "6:\n" - " testb %[bitnum],%[cap_byte]\n" - " jnz %l[t_yes]\n" - " jmp %l[t_no]\n" - ".previous\n" + asm_volatile_goto("STATIC_CPU_HAS bitnum=%[bitnum] " + "cap_byte=\"%[cap_byte]\" " + "feature=%P[feature] t_yes=%l[t_yes] " + "t_no=%l[t_no] always=%P[always]" : : [feature] "i" (bit), [always] "i" (X86_FEATURE_ALWAYS), [bitnum] "i" (1 << (bit & 7)), @@ -226,5 +199,44 @@ static __always_inline __pure bool _static_cpu_has(u16 bit) #define CPU_FEATURE_TYPEVAL boot_cpu_data.x86_vendor, boot_cpu_data.x86, \ boot_cpu_data.x86_model -#endif /* defined(__KERNEL__) && !defined(__ASSEMBLY__) */ +#else /* __ASSEMBLY__ */ + +.macro STATIC_CPU_HAS bitnum:req cap_byte:req feature:req t_yes:req t_no:req always:req +1: + jmp 6f +2: + .skip -(((5f-4f) - (2b-1b)) > 0) * ((5f-4f) - (2b-1b)),0x90 +3: + .section .altinstructions,"a" + .long 1b - . /* src offset */ + .long 4f - . /* repl offset */ + .word \always /* always replace */ + .byte 3b - 1b /* src len */ + .byte 5f - 4f /* repl len */ + .byte 3b - 2b /* pad len */ + .previous + .section .altinstr_replacement,"ax" +4: + jmp \t_no +5: + .previous + .section .altinstructions,"a" + .long 1b - . /* src offset */ + .long 0 /* no replacement */ + .word \feature /* feature bit */ + .byte 3b - 1b /* src len */ + .byte 0 /* repl len */ + .byte 0 /* pad len */ + .previous + .section .altinstr_aux,"ax" +6: + testb \bitnum,\cap_byte + jnz \t_yes + jmp \t_no + .previous +.endm + +#endif /* __ASSEMBLY__ */ + +#endif /* __KERNEL__ */ #endif /* _ASM_X86_CPUFEATURE_H */ diff --git a/arch/x86/kernel/macros.S b/arch/x86/kernel/macros.S index 7baa40d5bf16..bf8b9c93e255 100644 --- a/arch/x86/kernel/macros.S +++ b/arch/x86/kernel/macros.S @@ -12,3 +12,4 @@ #include #include #include +#include -- 2.17.1