Received: by 2002:ac0:a582:0:0:0:0:0 with SMTP id m2-v6csp1360231imm; Thu, 4 Oct 2018 12:17:51 -0700 (PDT) X-Google-Smtp-Source: ACcGV61AQuo5MdbR0UaGgBiQmexwmdxbWVoHU0BrUmK2EFwaPpKrLCM6JE2xVW6uIkW3EaWTUPaT X-Received: by 2002:a17:902:4401:: with SMTP id k1-v6mr7849936pld.97.1538680671709; Thu, 04 Oct 2018 12:17:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1538680671; cv=none; d=google.com; s=arc-20160816; b=S1iPBbjkUuhmIAZdTP9rXEJ9vT8mhQPncfgd1jCvp4bURs+9IT8LYrNer1wBRCbxTA ZX/SKVyUlrEmJOyAq7FwWPon3mk85TRwkvLaYoSbUI10ibsJn//j338jmnTaDD2o+uKW 6b10GPZtT6/kRhJ5YERhLL718IJBhIfdmW+WuwPgOjEeiZuGT8wRC6lo9c9NlRILWz8x lWcTdH0ZkYNqGVM/lPIAVOcGTAuBObxNyGVAwTmZ8VNdpTbyPMcOP7dBLvsbDdZ8GDqh SRuZ+4bUCRwAAokrUSn89PTibtsnY/27n9IG2Cqw3LJ/YofbpB7P3mPlOOj3ruBIXQx3 EJYg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:dkim-signature; bh=Fpt6reqnvvcKFO1AtR3KmtjoWsEMUCRwVILq7p5txxU=; b=oYtqSllz8ojuUgbrvBzW5VpHOWPtF7uKSkN/oYK654/plYcteWqgEuZSmtFXyptfYa HsIZUWuzsxl/ywgpQ2JKte5v02dkYSGPccOn544mUezqxjWsVbwGlIZYL74gM0UAfwG1 9IsDVQUQb9IE2xjVRKN3HNmPPIreLjeqfwb7eKl6qgIpNBMgYtT/kCQ9eJWBQSBJYQI+ ijPiJiIgvRxYdZjBdrp37UHQa6WD8Q6+ftEk8pWWFR8yJEFxAIpVgbpENZSVzLdRMgrF qhjHvp+e9kJycSjoNCHiTUQSC/rbXm+lDGFQOusoaYu/xXxl3CG4VXhTFE0SLjLO/Y/6 A49A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=kAyZT0JX; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id h28-v6si5032726pgm.67.2018.10.04.12.17.35; Thu, 04 Oct 2018 12:17:51 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=kAyZT0JX; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727537AbeJECMI (ORCPT + 99 others); Thu, 4 Oct 2018 22:12:08 -0400 Received: from mail-lj1-f193.google.com ([209.85.208.193]:37945 "EHLO mail-lj1-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727444AbeJECMI (ORCPT ); Thu, 4 Oct 2018 22:12:08 -0400 Received: by mail-lj1-f193.google.com with SMTP id v7-v6so8968629ljg.5 for ; Thu, 04 Oct 2018 12:17:29 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to:user-agent; bh=Fpt6reqnvvcKFO1AtR3KmtjoWsEMUCRwVILq7p5txxU=; b=kAyZT0JXDXStplrLSkJ7+00J2ievMSXUiBb0KhOIfYMOj5Hq8+mQpIs+4DwUOgeOwv d8VggslFV6R/YcLYOWc/YY4XQ60DCuHMFvLpb3wQeWe3md+aih4kobT/S704wrVYFHrL J3IG9SfXmoj0igPs0zuNJvXHu2fS2uyV+QbYw= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=Fpt6reqnvvcKFO1AtR3KmtjoWsEMUCRwVILq7p5txxU=; b=B4ixBvlOoHkbQzyWqJ7ixU0hD4NV2MYdMhM5bCBJ+jh0bazZiZLinXr99VQY3HEMkf Siq5Jm2UPxpbdPCDQlCo/VRZYQ+3iKN5kZLqa1xwWg5fQ/Vtl2lpLMNxU0qfjErmH01N ATvpd+hiuU8PyjsGVHhNrSToN+U6rxKEnlUno3kXikkkEyKadytD6m9k4GXfjn3078/I A32V6GJDOT/o3nJ8eatDsWPXARkvJrbwJkoy0olzyeT3nMnCmPgahCN42ufE1w1GHgS+ n8tiZxHZOTiUT8Dbm3xRtv9miARCIg29HeZy87jkSL1L3YKv3G/zlNcEy47VdTN1paN7 kvwg== X-Gm-Message-State: ABuFfojRrTrXKhog++WdxDuEO3C3Dm/RqzaDsYhNOBV/2XihpAEFXSrC ipvec8kcGVt2tkW8IYPDw/gPig== X-Received: by 2002:a2e:9e99:: with SMTP id f25-v6mr5008326ljk.142.1538680648017; Thu, 04 Oct 2018 12:17:28 -0700 (PDT) Received: from centauri.lan (h-229-118.A785.priv.bahnhof.se. [5.150.229.118]) by smtp.gmail.com with ESMTPSA id g92-v6sm1285877lji.24.2018.10.04.12.17.26 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Thu, 04 Oct 2018 12:17:27 -0700 (PDT) Date: Thu, 4 Oct 2018 21:17:25 +0200 From: Niklas Cassel To: Rob Herring Cc: Viresh Kumar , Rajendra Nayak , Stephen Boyd , Andy Gross , Ulf Hansson , David Collins , Matthias Kaehlcke , devicetree@vger.kernel.org, linux-arm-msm , "linux-kernel@vger.kernel.org" Subject: Re: [PATCH v4 2/6] dt-bindings: power: Add qcom rpm power domain driver bindings Message-ID: <20181004191725.GA7926@centauri.lan> References: <20180627045234.27403-1-rnayak@codeaurora.org> <20180627045234.27403-3-rnayak@codeaurora.org> <20180703223554.GA32313@rob-hp-laptop> <20180704055757.4li26b6poxllmh2k@vireshk-i7> <1463d24b-481d-eecd-9e44-e7a5a993e5fc@codeaurora.org> <271db7b1-f65b-f42d-b00b-9362429b3749@codeaurora.org> <20181004083637.xlz26rpn4qtsvdk7@vireshk-i7> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: User-Agent: Mutt/1.10.1 (2018-07-13) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, Oct 04, 2018 at 10:18:22AM -0500, Rob Herring wrote: > On Thu, Oct 4, 2018 at 3:36 AM Viresh Kumar wrote: > > > > On 25-09-18, 14:43, Rob Herring wrote: > > > On Tue, Sep 25, 2018 at 5:25 AM Rajendra Nayak wrote: > > > > > > > > Hi Rob, > > > > > > > > []... > > > > >>>>> + rpmhpd_opp_table: opp-table { > > > > >>>>> + compatible = "operating-points-v2-qcom-level"; > > > > >>>>> + > > > > >>>>> + rpmhpd_opp_ret: opp1 { > > > > >>>>> + qcom,level = ; > > > > >>>>> + }; > > > > >>>> > > > > >>>> I don't see the point in using the OPP binding here when you aren't > > > > >>>> using *any* of the properties from it. > > > > >>> > > > > >>> Yeah, that's the case for now. But there are cases (as Stephen > > > > >>> mentioned earlier [1]) where the voltage values (and maybe other > > > > >>> values like current, etc) would be known and filled in DT. And that's > > > > >>> why we all agreed to use OPP tables for PM domains as well, as these > > > > >>> are really "operating performance points" of these PM domains. > > > > >> > > > > >> Rob, are you fine with these bindings then? > > > > > > > > > > Okay, my only thought is whether we should just use 'reg' here, or do > > > > > we need 'level' for anything else and should make it common? > > > > > > > > I am not quite sure I understood what you are suggesting here :( > > > > > > You could use the 'reg' property instead of 'qcom,level'. Any reason > > > not to do that? > > > > They can use any property which uniquely identifies the OPP nodes in > > the table. Though I never thought we can use 'reg' property in such a > > way. I always thought it must be related to registers somehow :) > > That's almost certainly where the name originates from back in the > 90s. I view 'reg' as how you identify or address a device. This can be > channels of something like an ADC. > > It's perhaps a stretch for OPP nodes as they aren't really a device, > but if the levels are part of the h/w then perhaps reg is a good > match. > FWIW, I actually have a use case on qcom SoCs. I'm working on reviving an old patch series from Stephen Boyd: https://lkml.org/lkml/2015/9/18/833 Rajendra's Documentation/devicetree/bindings/opp/qcom-opp.txt currently has: Required properties: - qcom,level: On Qualcomm platforms an OPP node can describe a positive value representing a corner/level that's communicated with a remote microprocessor (usually called the RPM) which then translates it into a certain voltage on a voltage rail I'm planning on extending it with something like: Optional properties: -qcom,fuse-level: On Qualcomm platforms, not all corners/levels are real corners/levels, i.e., not all corners/levels have a unique eFuse associated. Usually more than one corner/level uses the same eFuse corner/level. So for each OPP I would have: opp1 { qcom,level = ; qcom,fuse-level = ; } Not sure if this changes your opinion about using reg, but I thought that it was worth mentioning. Kind regards, Niklas