Received: by 2002:ac0:a582:0:0:0:0:0 with SMTP id m2-v6csp261876imm; Fri, 5 Oct 2018 03:28:49 -0700 (PDT) X-Google-Smtp-Source: ACcGV61IfyFv7ac/pAueDQKHjRtQzeOeyFAINXOtwpziIkTukKVQzXVo8x70K3ItAMud0z4DEQFR X-Received: by 2002:a65:5147:: with SMTP id g7-v6mr9774454pgq.252.1538735329896; Fri, 05 Oct 2018 03:28:49 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1538735329; cv=none; d=google.com; s=arc-20160816; b=VxQ4hvMhkUYCf3i0LOmnsGM7P9HprpTK29ZtATf2Y8tmQ/H9o7qW37RUm5OtSi5lZ8 nPIp40kBBMyLSsDojXlkWiFjbPmV0N9kSH9RwsDLF2/0Z0fz2Wp4kwGTvVQ+iqPe6rFZ RzwVBPnNNp8UtIdzisSYitlGg57sYrCHUf2CxSu0oFTqEL5JdiTUexEMB0k5iUIejKSi GUIiNcVL3b3SsczqyOWuTt0cs7lVOtxQQYKiHy1y9UBm2nOfGFqUMs8vsoShk4RJ8rrE uJ9RTcVkpcTqQAgiIeLwgfd8hgVAKd3yzCeg7W4SvMXdhRTRnYqXqZS7cn+8oobco347 fQRQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=OhJ5IwZH88FzVjfQBAGOft/H0xCxOdq1h6b9p2W5SAU=; b=icApYHxjgJxT0Lgq03Ypcz60h16CVMKsDXvMxOQgfPQDt6kGNXiYBIfPEjnNu6wTWh DMeSLfKZad4NCIzDtAX3ri8W4FXcdO/+WDOvw2urnwd4PXnREjh/BTlDyawv9uySxJhM 4ZiO95AFVtl+PtejBIVGwF3EzqVDQno/iGUH3AW655pbdvxphYLipLAkQhWsWfAZpeWP QfZCXWtcNweMg3wBnN+UtNb3fdktivGKnU3NUrR1bqKJfpzoI801qa1ivZsgzMgoTcKM gWbd2pqoT5qVQIkdE4aHCJWSljMTRUz7odyys4B6sRmfTOwrorOs5YaNmbh0MgsbCwc1 w9nw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w15-v6si8024213pgc.366.2018.10.05.03.28.32; Fri, 05 Oct 2018 03:28:49 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727804AbeJER0e (ORCPT + 99 others); Fri, 5 Oct 2018 13:26:34 -0400 Received: from foss.arm.com ([217.140.101.70]:49580 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727535AbeJER0d (ORCPT ); Fri, 5 Oct 2018 13:26:33 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id B8E4480D; Fri, 5 Oct 2018 03:28:23 -0700 (PDT) Received: from red-moon (red-moon.emea.arm.com [10.4.13.120]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 474C33F5A0; Fri, 5 Oct 2018 03:28:21 -0700 (PDT) Date: Fri, 5 Oct 2018 11:29:06 +0100 From: Lorenzo Pieralisi To: Leonard Crestez Cc: Lucas Stach , Philipp Zabel , Richard Zhu , Andrey Smirnov , Gustavo Pimentel , Jingoo Han , Bjorn Helgaas , Shawn Guo , Fabio Estevam , dl-linux-imx , "kernel@pengutronix.de" , "linux-pci@vger.kernel.org" , "linux-kernel@vger.kernel.org" Subject: Re: [PATCH v2 4/4] PCI: imx: Add PME_Turn_Off support Message-ID: <20181005102906.GA25651@red-moon> References: <37d60fe2119361381a6a81f439fa1c3ad29db45e.1538670431.git.leonard.crestez@nxp.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <37d60fe2119361381a6a81f439fa1c3ad29db45e.1538670431.git.leonard.crestez@nxp.com> User-Agent: Mutt/1.5.21 (2010-09-15) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, Oct 04, 2018 at 04:34:30PM +0000, Leonard Crestez wrote: > When the root complex suspends it must send a PME_Turn_Off TLP. > Implement this by asserting the "turnoff" reset. > > On imx7d this functionality is part of the SRC and exposed through the > linux reset-controller subsystem. On imx6 equivalent bits are in the > IOMUXC GPR area which the imx6-pcie driver accesses directly. Nit: I am merging the series, please define what SRC and GPR are so that I can update the commit log accordingly, it must be clear to anyone reading it. Thanks, Lorenzo > This is only for imx7d right now but it's deliberately implemented as an > optional reset, ignoring the chip variant: > * Older dtbs won't have this reset so it will be ignored. > * Future chips might also expose this as a reset controller. > > For example imx8m (not yet supported) has the exact same > PCIE_CTRL_APPS_TURNOFF bit in the same location. > > Signed-off-by: Leonard Crestez > --- > drivers/pci/controller/dwc/pci-imx6.c | 24 ++++++++++++++++++++++++ > 1 file changed, 24 insertions(+) > > diff --git a/drivers/pci/controller/dwc/pci-imx6.c b/drivers/pci/controller/dwc/pci-imx6.c > index 6ba16fd1373c..2bf80f1ad852 100644 > --- a/drivers/pci/controller/dwc/pci-imx6.c > +++ b/drivers/pci/controller/dwc/pci-imx6.c > @@ -50,10 +50,11 @@ struct imx6_pcie { > struct clk *pcie_inbound_axi; > struct clk *pcie; > struct regmap *iomuxc_gpr; > struct reset_control *pciephy_reset; > struct reset_control *apps_reset; > + struct reset_control *turnoff_reset; > enum imx6_pcie_variants variant; > u32 tx_deemph_gen1; > u32 tx_deemph_gen2_3p5db; > u32 tx_deemph_gen2_6db; > u32 tx_swing_full; > @@ -812,10 +813,25 @@ static void imx6_pcie_ltssm_disable(struct device *dev) > default: > dev_err(dev, "ltssm_disable not supported\n"); > } > } > > +static void imx6_pcie_pm_turnoff(struct imx6_pcie *imx6_pcie) > +{ > + reset_control_assert(imx6_pcie->turnoff_reset); > + reset_control_deassert(imx6_pcie->turnoff_reset); > + > + /* > + * Components with an upstream port must respond to > + * PME_Turn_Off with PME_TO_Ack but we can't check. > + * > + * The standard recommends a 1-10ms timeout after which to > + * proceed anyway as if acks were received. > + */ > + usleep_range(1000, 10000); > +} > + > static void imx6_pcie_clk_disable(struct imx6_pcie *imx6_pcie) > { > clk_disable_unprepare(imx6_pcie->pcie); > clk_disable_unprepare(imx6_pcie->pcie_phy); > clk_disable_unprepare(imx6_pcie->pcie_bus); > @@ -832,10 +848,11 @@ static int imx6_pcie_suspend_noirq(struct device *dev) > struct imx6_pcie *imx6_pcie = dev_get_drvdata(dev); > > if (imx6_pcie->variant != IMX7D) > return 0; > > + imx6_pcie_pm_turnoff(imx6_pcie); > imx6_pcie_clk_disable(imx6_pcie); > imx6_pcie_ltssm_disable(dev); > > return 0; > } > @@ -959,10 +976,17 @@ static int imx6_pcie_probe(struct platform_device *pdev) > break; > default: > break; > } > > + /* Grab turnoff reset */ > + imx6_pcie->turnoff_reset = devm_reset_control_get_optional_exclusive(dev, "turnoff"); > + if (IS_ERR(imx6_pcie->turnoff_reset)) { > + dev_err(dev, "Failed to get TURNOFF reset control\n"); > + return PTR_ERR(imx6_pcie->turnoff_reset); > + } > + > /* Grab GPR config register range */ > imx6_pcie->iomuxc_gpr = > syscon_regmap_lookup_by_compatible("fsl,imx6q-iomuxc-gpr"); > if (IS_ERR(imx6_pcie->iomuxc_gpr)) { > dev_err(dev, "unable to find iomuxc registers\n"); > -- > 2.17.1 >