Received: by 2002:ac0:a582:0:0:0:0:0 with SMTP id m2-v6csp445331imm; Fri, 5 Oct 2018 06:26:40 -0700 (PDT) X-Google-Smtp-Source: ACcGV63+ei0uHVYYO7XhicCbyugXrJxUzQ7y9qB1knpr5IobJ9OOm1VgyUXJmRwDoUzU8dUK0/HQ X-Received: by 2002:a62:9c8c:: with SMTP id u12-v6mr11868075pfk.162.1538746000938; Fri, 05 Oct 2018 06:26:40 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1538746000; cv=none; d=google.com; s=arc-20160816; b=LWmsSMc1LnRAD37RHp84GHllYWwSmq+63mmxkJP1Bzh1qhWjQc2rbWwsNWEvHZ/4q4 qN5dCoS9YKMrSN31PJh0yt2vNnhyVaz741FEBcDvH60LhJd4Mr5MKX9skUT7+m9YBe1g tD6cTB8xHynGW1sBUaZauheo3l4zIHxQPilesatEZvOeq/cuoEocQAgmAs/7UlOYRFcz K+BArYJj6YpGDg77Fb4AkDEIiCLJmTOCZsZH/bH+/7RxIspOA3+d2VT+0vI5cnH2/0Nm W8Mo0TZ+NIftKFGACSN4rp5UO5hxSOamOrKR8AEwGcidphnnyY2h8f+MrwQlhMZddmge NNtg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from; bh=kck0zYmpFdW3USsHPtsj9soFsNwCqIrlEZsbdALD2PI=; b=wZbCA/JnX7kbU0k0vqcV8pKt8tjXYe5SYITusEEN7bEWOE8SSaDu6obwyfVwr+2MB6 Xetyka4TnSzqH4Y3+s+BZyK9tn+CL0q+zRla+dSKyWsGq7eky5S9RlSywZLU0n9GWOYk Tr/XiHA36UMzU0XH3P31hfTWNVRZ0fu7802MQZLm4CFpAlSLKuzgBnQd0DFMF9E1gjo6 a8e1vtO6iJl67zMAPjnIu3iMmfo0s0nCADMcFv0x7JKCtV/op6wpxbgQouKxrmIZYeHW pcQmC6TmNVg74mvV4OKL6fqYNc0QL+B2kCQJny0AwGr4vDzEKcgX9jc3LfuoQJbTdS/1 JSOA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id k3-v6si8941615pld.6.2018.10.05.06.26.24; Fri, 05 Oct 2018 06:26:40 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728833AbeJEUXA (ORCPT + 99 others); Fri, 5 Oct 2018 16:23:00 -0400 Received: from mx08-00178001.pphosted.com ([91.207.212.93]:20929 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1728473AbeJEUW7 (ORCPT ); Fri, 5 Oct 2018 16:22:59 -0400 Received: from pps.filterd (m0046660.ppops.net [127.0.0.1]) by mx08-.pphosted.com (8.16.0.21/8.16.0.21) with SMTP id w95DJ1LU015078; Fri, 5 Oct 2018 15:23:44 +0200 Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx08-00178001.pphosted.com with ESMTP id 2msxh73adu-1 (version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT); Fri, 05 Oct 2018 15:23:44 +0200 Received: from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id ABEDA31; Fri, 5 Oct 2018 13:23:43 +0000 (GMT) Received: from Webmail-eu.st.com (Safex1hubcas21.st.com [10.75.90.44]) by zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 811AC2CBE; Fri, 5 Oct 2018 13:23:43 +0000 (GMT) Received: from SAFEX1HUBCAS22.st.com (10.75.90.93) by SAFEX1HUBCAS21.st.com (10.75.90.44) with Microsoft SMTP Server (TLS) id 14.3.361.1; Fri, 5 Oct 2018 15:23:43 +0200 Received: from lmecxl0923.lme.st.com (10.48.0.237) by Webmail-ga.st.com (10.75.90.48) with Microsoft SMTP Server (TLS) id 14.3.361.1; Fri, 5 Oct 2018 15:23:42 +0200 From: Ludovic Barre To: Ulf Hansson , Rob Herring CC: , Maxime Coquelin , Alexandre Torgue , , , , , , Ludovic Barre Subject: [PATCH V5 20/24] mmc: mmci: add optional reset property Date: Fri, 5 Oct 2018 15:22:58 +0200 Message-ID: <1538745782-27446-21-git-send-email-ludovic.Barre@st.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1538745782-27446-1-git-send-email-ludovic.Barre@st.com> References: <1538745782-27446-1-git-send-email-ludovic.Barre@st.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.48.0.237] X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:,, definitions=2018-10-05_07:,, signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Ludovic Barre This patch adds a optional reset management. STM32 sdmmc variant needs to reset hardware block during the power cycle procedure (for re-initialization). Signed-off-by: Ludovic Barre --- drivers/mmc/host/mmci.c | 7 +++++++ drivers/mmc/host/mmci.h | 2 ++ 2 files changed, 9 insertions(+) diff --git a/drivers/mmc/host/mmci.c b/drivers/mmc/host/mmci.c index 84e92d1..72d16a3 100644 --- a/drivers/mmc/host/mmci.c +++ b/drivers/mmc/host/mmci.c @@ -36,6 +36,7 @@ #include #include #include +#include #include #include @@ -1876,6 +1877,12 @@ static int mmci_probe(struct amba_device *dev, dev_dbg(mmc_dev(mmc), "clocking block at %u Hz\n", mmc->f_max); + host->rst = devm_reset_control_get_optional_exclusive(&dev->dev, NULL); + if (IS_ERR(host->rst)) { + ret = PTR_ERR(host->rst); + goto clk_disable; + } + /* Get regulators and the supported OCR mask */ ret = mmc_regulator_get_supply(mmc); if (ret) diff --git a/drivers/mmc/host/mmci.h b/drivers/mmc/host/mmci.h index bbc4332..84a24ea 100644 --- a/drivers/mmc/host/mmci.h +++ b/drivers/mmc/host/mmci.h @@ -318,6 +318,8 @@ struct mmci_host { struct clk *clk; u8 singleirq:1; + struct reset_control *rst; + spinlock_t lock; unsigned int mclk; -- 2.7.4