Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
From:   Jernej Skrabec <jernej.skrabec@siol.net>
To:     maxime.ripard@bootlin.com, wens@csie.org
Cc:     robh+dt@kernel.org, sboyd@kernel.org, airlied@linux.ie,
        architt@codeaurora.org, a.hajda@samsung.com,
        Laurent.pinchart@ideasonboard.com, devicetree@vger.kernel.org,
        linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org,
        linux-clk@vger.kernel.org, dri-devel@lists.freedesktop.org,
        linux-sunxi@googlegroups.com
Subject: [PATCH v2 04/29] clk: sunxi-ng: h6: Set video PLLs limits
Date:   Sun,  7 Oct 2018 11:38:40 +0200
Message-Id: <20181007093905.11253-5-jernej.skrabec@siol.net>
In-Reply-To: <20181007093905.11253-1-jernej.skrabec@siol.net>
References: <20181007093905.11253-1-jernej.skrabec@siol.net>
MIME-Version: 1.0
Content-Transfer-Encoding: quoted-printable
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk

Video PLL factors can be set in a way that final PLL rate is outside
stable range. H6 user manual specifically says that N factor should not
be below 12. While it doesn't says anything about maximum stable rate, it
is clear that PLL doesn't work at 6.096 GHz (254 * 24 MHz).

Set minimum allowed PLL video rate to 288 MHz (12 * 24 MHz) and maximum
to 2.4 GHz, which is maximum in BSP driver.

Signed-off-by: Jernej Skrabec <jernej.skrabec@siol.net>
---
 drivers/clk/sunxi-ng/ccu-sun50i-h6.c | 4 ++++
 1 file changed, 4 insertions(+)

diff --git a/drivers/clk/sunxi-ng/ccu-sun50i-h6.c b/drivers/clk/sunxi-ng/=
ccu-sun50i-h6.c
index 2193e1495086..19ff09f610e4 100644
--- a/drivers/clk/sunxi-ng/ccu-sun50i-h6.c
+++ b/drivers/clk/sunxi-ng/ccu-sun50i-h6.c
@@ -120,6 +120,8 @@ static struct ccu_nm pll_video0_clk =3D {
 	.n		=3D _SUNXI_CCU_MULT_MIN(8, 8, 12),
 	.m		=3D _SUNXI_CCU_DIV(1, 1), /* input divider */
 	.fixed_post_div	=3D 4,
+	.min_rate	=3D 288000000,
+	.max_rate	=3D 2400000000UL,
 	.common		=3D {
 		.reg		=3D 0x040,
 		.features	=3D CCU_FEATURE_FIXED_POSTDIV,
@@ -136,6 +138,8 @@ static struct ccu_nm pll_video1_clk =3D {
 	.n		=3D _SUNXI_CCU_MULT_MIN(8, 8, 12),
 	.m		=3D _SUNXI_CCU_DIV(1, 1), /* input divider */
 	.fixed_post_div	=3D 4,
+	.min_rate	=3D 288000000,
+	.max_rate	=3D 2400000000UL,
 	.common		=3D {
 		.reg		=3D 0x048,
 		.features	=3D CCU_FEATURE_FIXED_POSTDIV,
--=20
2.19.0