Received: by 2002:ac0:a582:0:0:0:0:0 with SMTP id m2-v6csp3070610imm; Sun, 7 Oct 2018 19:26:13 -0700 (PDT) X-Google-Smtp-Source: ACcGV61A6TV/+jLUZV5/RXq86b1Gv8qdgFzoVe7r8QQ1JLDSf2zDVbXDHN9+iZGjYVDD0DFe7Oo+ X-Received: by 2002:a62:3a84:: with SMTP id v4-v6mr22973632pfj.118.1538965573456; Sun, 07 Oct 2018 19:26:13 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1538965573; cv=none; d=google.com; s=arc-20160816; b=AVrKhlyHlJ/Zo5b3U1wmhk8wQBA/csq1Nq44M9gYpXlmzWAFg9tpvNpq+iw5croK9p FhIIxCEUNyGKjh2ss7MrjIr8USWCHUrM0GnRwXrZqV51aIuZgtu2tsxpe1OS/2IbkyoK ohaxx4CDmjw3q57UusdtYsrsPH3FADe8Kx7u9ZGMOan6cq2Fw93bKBHwmgKWHKmgq21+ z/98jex6jd/q5oXU84k4p7uImKQ3pEX7cUZL+QMFQqmKyNEMRIGGVDAkxwsE9M6UmoU+ sNAPscTdarNmSky9uLlxCKN3fy0E2vN4CpFedQILHuqAVN3HZk4oIWg+L8I4r4WffhuR dwgQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=dr4L01Zlq1CFbD4ZacjPNVQSOeZ6OvWvl+nyqjF9MSM=; b=UY7NaFEdMwDT84SVdArKcv/HYt+v0EnDMscRrvbSoPW3+LlVOPjErO8N/4Jcwrps/z 5zd98Z6tIZ7AWIMyHIla9xCB/BBngsX5JCGJVoIrHB6xyks4lEPehliJ1KXqYRJL5eEH pt+HIj2IPhMpGUU16lhGhjCNKanhs5bxb7gcIAopniF5OvDoWP3P7xnWyfVAkpe3jPe6 55uUK/0M+EIYQVdsjwZSm9Lwl0SkkbwD89pgciwIQN6wk8Ra/7uHYqM7zGh/koS/AFcE Z18aPd1V64+bhpNapbNDGiFgJZnv/pLx8jgve50+L1dIuruZdry4sv39Tc3aqdnzYQxB m3hA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id l30-v6si16851288plg.179.2018.10.07.19.25.58; Sun, 07 Oct 2018 19:26:13 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726625AbeJHJfI (ORCPT + 99 others); Mon, 8 Oct 2018 05:35:08 -0400 Received: from twhmllg4.macronix.com ([211.75.127.132]:19538 "EHLO TWHMLLG4.macronix.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725760AbeJHJfH (ORCPT ); Mon, 8 Oct 2018 05:35:07 -0400 Received: from localhost.localdomain ([172.17.195.96]) by TWHMLLG4.macronix.com with ESMTP id w982PY2B085046; Mon, 8 Oct 2018 10:25:37 +0800 (GMT-8) (envelope-from masonccyang@mxic.com.tw) From: masonccyang@mxic.com.tw To: broonie@kernel.org, tpiepho@impinj.com, linux-kernel@vger.kernel.org, linux-spi@vger.kernel.org Cc: boris.brezillon@bootlin.com, juliensu@mxic.com.tw, zhengxunli@mxic.com.tw, masonccyang@mxic.com.tw Subject: [PATCH v4 2/2] dt-bindings: spi: Document Macronix controller bindings Date: Mon, 8 Oct 2018 10:25:32 +0800 Message-Id: <1538965532-8908-3-git-send-email-masonccyang@mxic.com.tw> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1538965532-8908-1-git-send-email-masonccyang@mxic.com.tw> References: <1538965532-8908-1-git-send-email-masonccyang@mxic.com.tw> X-MAIL: TWHMLLG4.macronix.com w982PY2B085046 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Mason Yang Document the bindings used by the Macronix controller. Signed-off-by: Mason Yang --- Documentation/devicetree/bindings/spi/spi-mxic.txt | 34 ++++++++++++++++++++++ 1 file changed, 34 insertions(+) create mode 100644 Documentation/devicetree/bindings/spi/spi-mxic.txt diff --git a/Documentation/devicetree/bindings/spi/spi-mxic.txt b/Documentation/devicetree/bindings/spi/spi-mxic.txt new file mode 100644 index 0000000..529f2da --- /dev/null +++ b/Documentation/devicetree/bindings/spi/spi-mxic.txt @@ -0,0 +1,34 @@ +Macronix SPI controller Device Tree Bindings +-------------------------------------------- + +Required properties: +- compatible: should be "mxicy,mx25f0a-spi" +- #address-cells: should be 1 +- #size-cells: should be 0 +- reg: should contain 2 entries, one for the registers and one for the direct + mapping area +- reg-names: should contain "regs" and "dirmap" +- interrupts: interrupt line connected to the SPI controller +- clock-names: should contain "ps_clk", "send_clk" and "send_dly_clk" +- clocks: should contain 3 entries for the "ps_clk", "send_clk" and + "send_dly_clk" clocks + +Example: + + spi@43c30000 { + compatible = "mxicy,mx25f0a-spi"; + reg = <0x43c30000 0x10000>, <0xa0000000 0x20000000>; + reg-names = "regs", "dirmap"; + clocks = <&clkwizard 0>, <&clkwizard 1>, <&clkc 18>; + clock-names = "send_clk", "send_dly_clk", "ps_clk"; + #address-cells = <1>; + #size-cells = <0>; + + flash@0 { + compatible = "jedec,spi-nor"; + reg = <0>; + spi-max-frequency = <25000000>; + spi-tx-bus-width = <4>; + spi-rx-bus-width = <4>; + }; + }; -- 1.9.1