Received: by 2002:ac0:a582:0:0:0:0:0 with SMTP id m2-v6csp3391463imm; Mon, 8 Oct 2018 03:17:19 -0700 (PDT) X-Google-Smtp-Source: ACcGV61ptroAyI2HkkQdPCVa8ewJYSNlQZgdJsN+js5kxSkCMBOeJ08HRUuhTUbvSZMRn3usxGy9 X-Received: by 2002:a62:14ce:: with SMTP id 197-v6mr24368996pfu.50.1538993839653; Mon, 08 Oct 2018 03:17:19 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1538993839; cv=none; d=google.com; s=arc-20160816; b=CQvvC+lAgm3Y0uTgKHfBmUP8NNBOdxQPmt68vzcdjRc3LfqMcaZxx4WWdARJWxaAA8 EPEV6l02qvVJdB1hjOb/wtcW3741sARECC2RDpa+iazX5ST/j+u3xZSqpGawGt6ulUbx VqmVcAZMf3I1HoJCy8VfZBK6phOepTS8e7aX/nWPYGUp1w2luIlkpiXDyPKExzN2T99E /P0PIxjokU7trza8G8ODxnev/sZESkVuLYhyw04XX4OLxwagOjO5/n9KYFEtjzDJsemh 2POv0/kCm9XibnmGB9b8fi+8wQMZ2SJAcu3Gd/r1zL0veAvgnbMDFjpJxeA226hx35Me oHXg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=TgPNgtEXFGOyGUe16z+i/k4NlN3e5J1XCK/GWmqEX2U=; b=pMH/SuJ3uAPlQBvHGSI+RVcFgWX3vTC5yjgLFhYpFpVe/zCzNHSdWBAgmPR5uTWz81 cMxXAx9m5Cg/HNWgDLHT5SWhlf6t+Hyd5An+u9UUI/TopFu1WDpPHQr3D38QVuDtLFNH /EwkIK5P71NtfTDBjHueWse7hj8bblUiSvue41V0R4ZVIMfqmwuvf3vyQ06gFVOrHCz+ Uj82HKBwJuP3PbJ9/Q++jIg+qon4S2ZSG6qVlE81aTSkOpx3edUfQ6YUK7IHqKfOHexp uGYY/4oaJR55289KJBRlPPTBQQhMp+vLjIjeH59CIU9Rhsos3wDPoNXjTzJ5Iv0q9JPe HWng== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id h7-v6si19849422pfe.72.2018.10.08.03.17.04; Mon, 08 Oct 2018 03:17:19 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727740AbeJHR0S (ORCPT + 99 others); Mon, 8 Oct 2018 13:26:18 -0400 Received: from mail.bootlin.com ([62.4.15.54]:39226 "EHLO mail.bootlin.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727253AbeJHR0R (ORCPT ); Mon, 8 Oct 2018 13:26:17 -0400 Received: by mail.bootlin.com (Postfix, from userid 110) id 2530B20DBD; Mon, 8 Oct 2018 12:15:17 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on mail.bootlin.com X-Spam-Level: X-Spam-Status: No, score=-1.0 required=5.0 tests=ALL_TRUSTED,SHORTCIRCUIT, URIBL_BLOCKED shortcircuit=ham autolearn=disabled version=3.4.0 Received: from localhost.localdomain (AAubervilliers-681-1-28-153.w90-88.abo.wanadoo.fr [90.88.148.153]) by mail.bootlin.com (Postfix) with ESMTPSA id A760220CFE; Mon, 8 Oct 2018 12:14:52 +0200 (CEST) From: Quentin Schulz To: alexandre.belloni@bootlin.com, ralf@linux-mips.org, paul.burton@mips.com, jhogan@kernel.org, robh+dt@kernel.org, mark.rutland@arm.com, davem@davemloft.net, andrew@lunn.ch, f.fainelli@gmail.com Cc: allan.nielsen@microchip.com, linux-mips@linux-mips.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, netdev@vger.kernel.org, thomas.petazzoni@bootlin.com, antoine.tenart@bootlin.com, Quentin Schulz Subject: [RESEND PATCH v2 4/5] MIPS: mscc: add DT for Ocelot PCB120 Date: Mon, 8 Oct 2018 12:14:44 +0200 Message-Id: <20181008101445.25946-5-quentin.schulz@bootlin.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20181008101445.25946-1-quentin.schulz@bootlin.com> References: <20181008101445.25946-1-quentin.schulz@bootlin.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The Ocelot PCB120 evaluation board is different from the PCB123 in that it has 4 external VSC8584 (or VSC8574) PHYs. It uses the SoC's second MDIO bus for external PHYs which have a reversed address on the bus (i.e. PHY4 is on address 3, PHY5 is on address 2, PHY6 on 1 and PHY7 on 0). Here is how the PHYs are connected to the switch ports: port 0: phy0 (internal) port 1: phy1 (internal) port 2: phy2 (internal) port 3: phy3 (internal) port 4: phy7 port 5: phy4 port 6: phy6 port 9: phy5 Reviewed-by: Alexandre Belloni Signed-off-by: Quentin Schulz --- arch/mips/boot/dts/mscc/Makefile | 2 +- arch/mips/boot/dts/mscc/ocelot_pcb120.dts | 107 ++++++++++++++++++++++ 2 files changed, 108 insertions(+), 1 deletion(-) create mode 100644 arch/mips/boot/dts/mscc/ocelot_pcb120.dts diff --git a/arch/mips/boot/dts/mscc/Makefile b/arch/mips/boot/dts/mscc/Makefile index 9a9bb7ea0503..ec6f5b2bf093 100644 --- a/arch/mips/boot/dts/mscc/Makefile +++ b/arch/mips/boot/dts/mscc/Makefile @@ -1,3 +1,3 @@ -dtb-$(CONFIG_MSCC_OCELOT) += ocelot_pcb123.dtb +dtb-$(CONFIG_MSCC_OCELOT) += ocelot_pcb123.dtb ocelot_pcb120.dtb obj-$(CONFIG_BUILTIN_DTB) += $(addsuffix .o, $(dtb-y)) diff --git a/arch/mips/boot/dts/mscc/ocelot_pcb120.dts b/arch/mips/boot/dts/mscc/ocelot_pcb120.dts new file mode 100644 index 000000000000..33991fd209f5 --- /dev/null +++ b/arch/mips/boot/dts/mscc/ocelot_pcb120.dts @@ -0,0 +1,107 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +/* Copyright (c) 2017 Microsemi Corporation */ + +/dts-v1/; + +#include +#include +#include "ocelot.dtsi" + +/ { + compatible = "mscc,ocelot-pcb120", "mscc,ocelot"; + + chosen { + stdout-path = "serial0:115200n8"; + }; + + memory@0 { + device_type = "memory"; + reg = <0x0 0x0e000000>; + }; +}; + +&gpio { + phy_int_pins: phy_int_pins { + pins = "GPIO_4"; + function = "gpio"; + }; +}; + +&mdio0 { + status = "okay"; +}; + +&mdio1 { + status = "okay"; + pinctrl-names = "default"; + pinctrl-0 = <&miim1>, <&phy_int_pins>; + + phy7: ethernet-phy@0 { + reg = <0>; + interrupts = <4 IRQ_TYPE_LEVEL_HIGH>; + interrupt-parent = <&gpio>; + }; + phy6: ethernet-phy@1 { + reg = <1>; + interrupts = <4 IRQ_TYPE_LEVEL_HIGH>; + interrupt-parent = <&gpio>; + }; + phy5: ethernet-phy@2 { + reg = <2>; + interrupts = <4 IRQ_TYPE_LEVEL_HIGH>; + interrupt-parent = <&gpio>; + }; + phy4: ethernet-phy@3 { + reg = <3>; + interrupts = <4 IRQ_TYPE_LEVEL_HIGH>; + interrupt-parent = <&gpio>; + }; +}; + +&port0 { + phy-handle = <&phy0>; +}; + +&port1 { + phy-handle = <&phy1>; +}; + +&port2 { + phy-handle = <&phy2>; +}; + +&port3 { + phy-handle = <&phy3>; +}; + +&port4 { + phy-handle = <&phy7>; + phy-mode = "sgmii"; + phys = <&serdes 4 SERDES1G(2)>; +}; + +&port5 { + phy-handle = <&phy4>; + phy-mode = "sgmii"; + phys = <&serdes 5 SERDES1G(5)>; +}; + +&port6 { + phy-handle = <&phy6>; + phy-mode = "sgmii"; + phys = <&serdes 6 SERDES1G(3)>; +}; + +&port9 { + phy-handle = <&phy5>; + phy-mode = "sgmii"; + phys = <&serdes 9 SERDES1G(4)>; +}; + +&uart0 { + status = "okay"; +}; + +&uart2 { + status = "okay"; +}; -- 2.17.1