Received: by 2002:ac0:a582:0:0:0:0:0 with SMTP id m2-v6csp5151380imm; Tue, 9 Oct 2018 10:24:57 -0700 (PDT) X-Google-Smtp-Source: ACcGV61tKObJv6t0E0ghLYvlYLVW4oqX5NSAXjg4j2TOktYaQ6x5vy40UOVJWfwT8STllOFJLLSt X-Received: by 2002:a62:70c7:: with SMTP id l190-v6mr30728825pfc.186.1539105896980; Tue, 09 Oct 2018 10:24:56 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1539105896; cv=none; d=google.com; s=arc-20160816; b=aAJg1Eji03cdQ1Bm6WB2iW8UHsQvWZySkoAe+qgRqlRrl3aTjddKROVx44ORBDl0Y7 c5NnGcAemALXkQ3SMfdZ/+aD1RC3aPRAYz6/ec0z7Uow+QG5X73kUal+A6kCI0MIBHSF ANRf96cU6ZAaTETp+btkmR1ceuHjZGENQx2YtmN+WEdMIZCx3lVPHIa0oFhsvPAGcVyL gjUKUUAOGtcKss2KZlH0frm21/v1TC4A7g94UH9EL7GXxvPIh2oZ8WseH4wtVXe5N77t bSlKMTJUw4wD4arxogsN9e03bt+r+m+URA44pZtsasHGilrPye6lyfBnW9sXcx5F8LCk 9FxQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:to:subject; bh=aQ4Dt7sT4X0E10u0ifqThyEjK103Hjco0sIwGrJtj5c=; b=C7hCHdt2WOLnhv8sMDCUkZXD4jRbmU8TAoRVojxfyUcZFvrmHEc1ckLeUKdCpAI2U4 htVKuLrvgnvUpRTBSmoDwZb9rfOvecb72uFEfjLmOxbtVMOXr5rfJ45aEgepdmFDsYj7 pcMvO2+La6HexZt43cBO/GSwD/ynnGpcYmSPbf4yLbCpf6IKJIeXaU0DnZhDztFLLOlD CHuFPOCrMnfF/cNAFr680xFKEONzV6alMK51mqr8WNnJyi1G6BInl4lQ+YhzTO+LC0Mt Immyf7s94z8CfGMLQPXn7V9SzbR/G1+1XJoa09biuqFgBSbBpmlReMOJKHu2YXhpNONt asyg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id o38-v6si20262114pgl.107.2018.10.09.10.24.41; Tue, 09 Oct 2018 10:24:56 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727226AbeJJAkz (ORCPT + 99 others); Tue, 9 Oct 2018 20:40:55 -0400 Received: from foss.arm.com ([217.140.101.70]:41916 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726485AbeJJAkz (ORCPT ); Tue, 9 Oct 2018 20:40:55 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id AEFA87A9; Tue, 9 Oct 2018 10:22:55 -0700 (PDT) Received: from [10.1.196.93] (en101.cambridge.arm.com [10.1.196.93]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 131A83F5D3; Tue, 9 Oct 2018 10:22:53 -0700 (PDT) Subject: Re: [PATCH v2 2/2] arm/arm64: KVM: enable 32 bits kvm vcpu events support To: Dongjiu Geng , christoffer.dall@arm.com, marc.zyngier@arm.com, peter.maydell@linaro.org, drjones@redhat.com, james.morse@arm.com, linux-arm-kernel@lists.infradead.org, kvmarm@lists.cs.columbia.edu, linux-kernel@vger.kernel.org, kvm@vger.kernel.org References: <1539002088-21215-1-git-send-email-gengdongjiu@huawei.com> <1539002088-21215-3-git-send-email-gengdongjiu@huawei.com> From: Suzuki K Poulose Message-ID: <3e6a7a5f-3ff9-b7db-b1f6-87a8fdf5c20c@arm.com> Date: Tue, 9 Oct 2018 18:22:52 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.9.1 MIME-Version: 1.0 In-Reply-To: <1539002088-21215-3-git-send-email-gengdongjiu@huawei.com> Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 08/10/18 13:34, Dongjiu Geng wrote: > The commit 539aee0edb9f ("KVM: arm64: Share the parts of > get/set events useful to 32bit") shares the get/set events > helper for arm64 and arm32, it is better also share the check > for vcpu events capability to enable 32 bit kvm vcpu events > support. > > User space will check whether KVM supports vcpu events through > KVM_CAP_VCPU_EVENTS IOCTL. nit: User space will check whether KVM supports vcpu events by checking the KVM_CAP_VCPU_EVENTS extension. > > Cc: James Morse > Signed-off-by: Dongjiu Geng Reviewed-by : Suzuki K Poulose > --- > For the 32 bits kvm migration, it needs to enable the vcpu events, > this patch will enable it. The user space QEMU patch is here: > https://patchwork.ozlabs.org/patch/975615/ > --- > arch/arm64/kvm/reset.c | 1 - > virt/kvm/arm/arm.c | 1 + > 2 files changed, 1 insertion(+), 1 deletion(-) > > diff --git a/arch/arm64/kvm/reset.c b/arch/arm64/kvm/reset.c > index fd37c53..e50245e 100644 > --- a/arch/arm64/kvm/reset.c > +++ b/arch/arm64/kvm/reset.c > @@ -82,7 +82,6 @@ int kvm_arch_vm_ioctl_check_extension(struct kvm *kvm, long ext) > break; > case KVM_CAP_SET_GUEST_DEBUG: > case KVM_CAP_VCPU_ATTRIBUTES: > - case KVM_CAP_VCPU_EVENTS: > r = 1; > break; > default: > diff --git a/virt/kvm/arm/arm.c b/virt/kvm/arm/arm.c > index 40e79ea..64e5d97 100644 > --- a/virt/kvm/arm/arm.c > +++ b/virt/kvm/arm/arm.c > @@ -212,6 +212,7 @@ int kvm_vm_ioctl_check_extension(struct kvm *kvm, long ext) > case KVM_CAP_READONLY_MEM: > case KVM_CAP_MP_STATE: > case KVM_CAP_IMMEDIATE_EXIT: > + case KVM_CAP_VCPU_EVENTS: > r = 1; > break; > case KVM_CAP_ARM_SET_DEVICE_ADDR: >