Received: by 2002:ac0:a582:0:0:0:0:0 with SMTP id m2-v6csp833151imm; Wed, 10 Oct 2018 05:09:59 -0700 (PDT) X-Google-Smtp-Source: ACcGV60ovnuTezL5hhFO+aTLCNk4YDcFCgdomYH17+Za5Kj3TnGWLO1LViUmjv0LBydJpn8InHnT X-Received: by 2002:a62:302:: with SMTP id 2-v6mr33791543pfd.145.1539173399507; Wed, 10 Oct 2018 05:09:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1539173399; cv=none; d=google.com; s=arc-20160816; b=ISj5XASR4HoepSl+bjkLfXDHReL4f9qt2dc6c/JtuoHL5DvvahihZrn1w3C3XPsKrH +JLXrI/PT/wSR8ZcLfRzC+9gzuS5hQ7Q+JqwLMWoO91Xth7uQ6bNC9jgBXMDv1oK/EJJ LVX0ukespoWHG/Ghb+rdjz4L83nD5HXe7hOvPyIEkvEMrNj8J3zjibhvE+7P8IEXloQw BA3sg/0zZwvK1r6CYwUpwwsr1dJFZRGg/h6uRR76FzoiM5iAn1Th/P99QfpD/A8v9JN2 t++b2f9q0+yPW35NBTNY5LdAbjgdFlSRIhDJY72kE+tO/+H77qBZdk7wmkUcXx2w+h22 usYw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=vhXtoO9qWAowbNn8+UJUON+4quiA/Dxp088TAiXc7Rg=; b=z+jTa3ZrfTdkyWk6rQVx56IB6IxIXh/QxSBaySlemzJjjZ/dT/InkSe0QOF29Zk9zm AmvcTYY6nXaR4hn4PNispVh1JXj6m3qgzNqXIZ6DjxEP6K+uqoHdF1ZQOmZ23d6vijWf rUYJRJR79zUQLZ7kHxMMPFf7rtckS9SAK9EpL1YBuUA3aa2FKmli/zOYGlyspnmy0mzZ l1rXmS6VDxM7kD/qoDiAksIp1KdiIgsXBeVNL8VJkrg3xxA2ghi4nLuijzQh0QmEabM2 +EiBYlfBgs8HHzSaxdOTaAol+43a9au4bdl+vV10F3XCtF4yE0FklRPh5h2XHpBQMv5F YPzA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 15-v6si25417113pfr.242.2018.10.10.05.09.44; Wed, 10 Oct 2018 05:09:59 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727829AbeJJTap (ORCPT + 99 others); Wed, 10 Oct 2018 15:30:45 -0400 Received: from inva021.nxp.com ([92.121.34.21]:59504 "EHLO inva021.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727529AbeJJT3x (ORCPT ); Wed, 10 Oct 2018 15:29:53 -0400 Received: from inva021.nxp.com (localhost [127.0.0.1]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 3948B20018B; Wed, 10 Oct 2018 14:08:00 +0200 (CEST) Received: from inva024.eu-rdc02.nxp.com (inva024.eu-rdc02.nxp.com [134.27.226.22]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 2D3E4200174; Wed, 10 Oct 2018 14:08:00 +0200 (CEST) Received: from fsr-ub1864-101.ea.freescale.net (fsr-ub1864-101.ea.freescale.net [10.171.82.46]) by inva024.eu-rdc02.nxp.com (Postfix) with ESMTP id 736A320604; Wed, 10 Oct 2018 14:07:59 +0200 (CEST) From: laurentiu.tudor@nxp.com To: devicetree@vger.kernel.org, netdev@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, arm@kernel.org Cc: roy.pledge@nxp.com, madalin.bucur@nxp.com, davem@davemloft.net, shawnguo@kernel.org, leoyang.li@nxp.com, robin.murphy@arm.com, bharat.bhushan@nxp.com, arnd@arndb.de, Laurentiu Tudor Subject: [PATCH v3 18/22] arm64: dts: ls104xa: set mask to drop TBU ID from StreamID Date: Wed, 10 Oct 2018 15:07:33 +0300 Message-Id: <20181010120737.30300-16-laurentiu.tudor@nxp.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20181010120737.30300-1-laurentiu.tudor@nxp.com> References: <20181010120737.30300-1-laurentiu.tudor@nxp.com> X-Virus-Scanned: ClamAV using ClamSMTP Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Laurentiu Tudor The StreamID entering the SMMU is actually a concatenation of the SMMU TBU ID and the ICID configured in software. Since the TBU ID is internal to the SoC and since we want that the actual the ICID configured in software to enter the SMMU witout any additional set bits, mask out the TBU ID bits and leave only the relevant ICID bits to enter SMMU. Signed-off-by: Laurentiu Tudor --- arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi | 1 + arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi | 1 + 2 files changed, 2 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi index 7eea2bace171..1f9b385007a8 100644 --- a/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi +++ b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi @@ -226,6 +226,7 @@ compatible = "arm,mmu-500"; reg = <0 0x9000000 0 0x400000>; dma-coherent; + stream-match-mask = <0x7f00>; #global-interrupts = <2>; #iommu-cells = <1>; interrupts = , diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi index 07a853a0aeaa..22bf3975492a 100644 --- a/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi +++ b/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi @@ -232,6 +232,7 @@ compatible = "arm,mmu-500"; reg = <0 0x9000000 0 0x400000>; dma-coherent; + stream-match-mask = <0x7f00>; #global-interrupts = <2>; #iommu-cells = <1>; interrupts = , -- 2.17.1