Received: by 2002:ac0:a582:0:0:0:0:0 with SMTP id m2-v6csp922761imm; Wed, 10 Oct 2018 06:29:34 -0700 (PDT) X-Google-Smtp-Source: ACcGV62fG80s2Rpt8K7mywXxlpAvbkFmW5IZN2j7LJ7jO4OBYK+TbxLLUdp90EOgCO7c+HXfhBq2 X-Received: by 2002:a17:902:223:: with SMTP id 32-v6mr2245104plc.112.1539178174575; Wed, 10 Oct 2018 06:29:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1539178174; cv=none; d=google.com; s=arc-20160816; b=NwGbmPuldhoV+79PKwAyd+8AFRosDBQpzFN/VGpJ3iqgky3QfmPrycMrkCCOMRYAgr 1VuBt72XZbG0dnxgpwHp9yF3PQu5G9wxEfqGdV/x0C+Swpq4cspKGxaiuBEm4rdPgh2z 0cbVg2G7/+DiPFGA7t1RZnQHDpETcGzGYhPxYj1zw/FCPmtDKEi03mqN4AtLD3fCzYK2 6MVC+sxet7JrZ01h2boZ5DGgQaLtXL9quoL9EQxtSVrFm7+4H9RiqcvTdTohVdesB7YY uwfjWBpc3QdbbTzZfn8H/IH35K284vbaxRF7GcWTjuxWUKv1Ew3PbLZ1F+4E9AV+HAxt hYxg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:user-agent:message-id :in-reply-to:date:references:subject:cc:to:from; bh=GlomBEzIrAb46nHxx2vJs1ZDCkaM4h3ARUGWbQu6oH8=; b=RJPsfAGuW6I6sqk9vyVgnq3gPIRsP6R/bX/AVCEIzI6D87zM6cDc3ba1Y5gx70iGUu 2FlYh22fV0Wr1Qa7MVCmFTp+fpsI0S/CpFDxqim7q2MHSq7qJrTV+UYHNCzTI6oXS2QP fVtGiCMqeMU7LGdCCoeRyAqd4Ne9uTsJ9n30uETVRtEqVSaqUDJ6PBMOSG1UyqGahsoU DhblWEeucO+P3txwVCEXnfnCYXwccjuTDhO7+lrVvYOHKrELvZ4Cpqq1sbSfD8ptB9nf etLMsbdseZzyrE1956yN3uWpyXeTKEaeH1jLGUJauqEfYmsPep2venjbie3D3jF5e3c9 H5cQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id i6-v6si23582531pgl.50.2018.10.10.06.29.19; Wed, 10 Oct 2018 06:29:34 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726936AbeJJUvE (ORCPT + 99 others); Wed, 10 Oct 2018 16:51:04 -0400 Received: from mx2.suse.de ([195.135.220.15]:50426 "EHLO mx1.suse.de" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1726503AbeJJUvE (ORCPT ); Wed, 10 Oct 2018 16:51:04 -0400 X-Virus-Scanned: by amavisd-new at test-mx.suse.de Received: from relay2.suse.de (unknown [195.135.220.254]) by mx1.suse.de (Postfix) with ESMTP id D12ACB0BC; Wed, 10 Oct 2018 13:28:51 +0000 (UTC) From: Andreas Schwab To: Christoph Hellwig Cc: Atish Patra , palmer@sifive.com, linux-riscv@lists.infradead.org, linux-pwm@vger.kernel.org, linux-gpio@vger.kernel.org, linus.walleij@linaro.org, robh+dt@kernel.org, thierry.reding@gmail.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, mark.rutland@arm.com Subject: Re: [RFC 4/4] gpio: sifive: Add GPIO driver for SiFive SoCs References: <1539111085-25502-1-git-send-email-atish.patra@wdc.com> <1539111085-25502-5-git-send-email-atish.patra@wdc.com> <20181010131255.GB29142@infradead.org> X-Yow: .. So, if we convert SUPPLY-SIDE SOYBEAN FUTURES into HIGH-YIELD T-BILL INDICATORS, the PRE-INFLATIONARY risks will DWINDLE to a rate of 2 SHOPPING SPREES per EGGPLANT!! Date: Wed, 10 Oct 2018 15:28:50 +0200 In-Reply-To: <20181010131255.GB29142@infradead.org> (Christoph Hellwig's message of "Wed, 10 Oct 2018 06:12:55 -0700") Message-ID: User-Agent: Gnus/5.13 (Gnus v5.13) Emacs/26.1 (gnu/linux) MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Okt 10 2018, Christoph Hellwig wrote: > On Wed, Oct 10, 2018 at 03:01:29PM +0200, Andreas Schwab wrote: >> On Okt 09 2018, Atish Patra wrote: >> >> > +static void sifive_set_ie(struct sifive_gpio *chip, unsigned int offset) >> > +{ >> > + unsigned long flags; >> > + unsigned int trigger; >> > + >> > + raw_spin_lock_irqsave(&chip->lock, flags); >> > + trigger = (chip->enabled & BIT(offset)) ? chip->trigger[offset] : 0; >> >> This should use test_bit instead. > > Given that this apparently needs the spinlock for atomciy with more than > just the bitmap test_bit would be rather pointless. BIT and test_bit/assign_bit are not compatible. Andreas. -- Andreas Schwab, SUSE Labs, schwab@suse.de GPG Key fingerprint = 0196 BAD8 1CE9 1970 F4BE 1748 E4D4 88E3 0EEA B9D7 "And now for something completely different."