Received: by 2002:ac0:a582:0:0:0:0:0 with SMTP id m2-v6csp2064998imm; Thu, 11 Oct 2018 04:40:33 -0700 (PDT) X-Google-Smtp-Source: ACcGV60LYTrNdaiCkahffeP7ZVehwMcb8DWWWMNB+fDPgZyhPJLuK/Q9WPPbqy+WR0AU+sw0wcFO X-Received: by 2002:a17:902:44:: with SMTP id 62-v6mr1228634pla.181.1539258033724; Thu, 11 Oct 2018 04:40:33 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1539258033; cv=none; d=google.com; s=arc-20160816; b=PJvpcTYRFQzEOPm+3Fq813f1/8FKP6+o+X8MnSw4hNwL8djSbxTN3Gj5l/FCth8ITE NWd9F4OraNL8Roo7KQLkKqLQU2U3SBAJ8+3Dkx9JvZqUBU4nsoDXvQ+s4+1OTuy8KeFK NyQ9xG+sZV/7k+8G6O27vc4AFSftvL9XKQRPRTyUUb69ZY+uYOqx7JbH4xnSnOGjiJB1 XsMTMRs3XJokpkqVjiHCegTfO97fyrM8mlsh4UDXX6qn7k35A9EYZvAQv3qVMsCap7J1 NW5w9dZFw556KEOg4IsWAqfdVt34J9txEa645P/J+dnJ0C8JZUOMwTVGKEQnxHkA77b6 cuWA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dmarc-filter:dkim-signature:dkim-signature; bh=OgDHOhPhLx5GQ0SG8uCeiYaoPzjXhKve8w6DrczW2/8=; b=swpwvJjTlEwCjM89qHquAGai0JSUbBUXmCZyAi4f47jZfSiAydmi237ziw8r0EWEHw 8QirIYgrIVsscEBPJRhkrK0oupMapS0Tux3wa4COXInGv8GIm510jMIK+FMxnjEHvhF9 XNwwOLjjJ1oN+8WV0KUlSE/ry8GgUfiN6SNPJ3icDdu5ELoB+p7Ki3G3qTpfcDugY76v SDh2TgdVdg4ZBvFnMaQgbkocD6Lin/z1jbMfn7JFsQWYDrEozevYMgAt4Metk7VZete7 7sH6qt/BNE7OUGWFgRM9qtKlwNzoxq29+Tx5OkiY4Fw92UOgVGqYa4P7xVnnXLkramKs /EEw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=I45t2Dyi; dkim=pass header.i=@codeaurora.org header.s=default header.b=Otfj75+E; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id a9-v6si28332622pfe.29.2018.10.11.04.40.19; Thu, 11 Oct 2018 04:40:33 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=I45t2Dyi; dkim=pass header.i=@codeaurora.org header.s=default header.b=Otfj75+E; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727650AbeJKTDG (ORCPT + 99 others); Thu, 11 Oct 2018 15:03:06 -0400 Received: from smtp.codeaurora.org ([198.145.29.96]:58596 "EHLO smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726071AbeJKTDG (ORCPT ); Thu, 11 Oct 2018 15:03:06 -0400 Received: by smtp.codeaurora.org (Postfix, from userid 1000) id E093960B0D; Thu, 11 Oct 2018 11:36:14 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1539257774; bh=eKpjW0BSR1KgXp7PA1fcv6XmekyToPwqlOaVhyxmbac=; h=From:To:Cc:Subject:Date:From; b=I45t2DyiSL9n/7PnB5ONgmBDpcGDaMXFK2SiuW6nSVhF3ofzHrVV0F50gNIvB2aRc YmKwB0mXdl6MIyIR5yX3YCAAFnkvY2El2FrfGN2yInXbQwHgWb/aUitRX+qcC+hCjU FUD4aB/AcDhzIwzIAfCRJtbS2lseZlMB1h/pI5fE= X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on pdx-caf-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.7 required=2.0 tests=ALL_TRUSTED,BAYES_00, DKIM_INVALID,DKIM_SIGNED autolearn=no autolearn_force=no version=3.4.0 Received: from tdas-linux.qualcomm.com (blr-c-bdr-fw-01_globalnat_allzones-outside.qualcomm.com [103.229.19.19]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: tdas@smtp.codeaurora.org) by smtp.codeaurora.org (Postfix) with ESMTPSA id C325760316; Thu, 11 Oct 2018 11:36:09 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1539257773; bh=eKpjW0BSR1KgXp7PA1fcv6XmekyToPwqlOaVhyxmbac=; h=From:To:Cc:Subject:Date:From; b=Otfj75+EBujzFK3uSwN4p5Z8bwlGGa2MUJe8oOzSnvO6JuuiqC7A4PXXBlWzsMlCq v5Ssbzx2hyMwQc7WP+6Il3KoTzuX/lrA3Y/Emze0XYKgk4Z0ZkyQNGPl3B+06PDvgz 2wWA7SLX60bfxumzdwGitBTHNu0ALfRaVs2ICa30= DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org C325760316 Authentication-Results: pdx-caf-mail.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: pdx-caf-mail.web.codeaurora.org; spf=none smtp.mailfrom=tdas@codeaurora.org From: Taniya Das To: "Rafael J. Wysocki" , Viresh Kumar , linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, Stephen Boyd Cc: Rajendra Nayak , devicetree@vger.kernel.org, robh@kernel.org, skannan@codeaurora.org, linux-arm-msm@vger.kernel.org, amit.kucheria@linaro.org, evgreen@google.com, Taniya Das Subject: [PATCH v9 0/2] cpufreq: qcom-hw: Add support for QCOM cpufreq HW driver Date: Thu, 11 Oct 2018 17:05:59 +0530 Message-Id: <1539257761-23023-1-git-send-email-tdas@codeaurora.org> X-Mailer: git-send-email 1.9.1 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org [v9] * Update the Documentation binding for freq-domain-cells & cpufreq node. * Address comments in Kconfig.arm & Makefile. * Remove include file & MODULE_DESCRIPTION not required. * Fix the code for 'of_node_put(cpu_np)'. [v8] * Address comments to update code to take cpufreq_hw phandle and index from the CPU nodes. * Updated the Documentation for the above change in DT. * Updated logic for assigning 'qcom_freq_domain_map' for related CPUs. * Clock input to the HW block is taken from DT which has been updated in code and Device tree documentation. [v7] * Updated the logic to check for related CPUs. [v6] * Renamed match table 'qcom_cpufreq_hw_match'. * Renamed 'qcom_read_lut' to 'qcom_cpufreq_hw_read_lut'. * Updated the logic to check for related CPUs at the beginning of the 'qcom_cpu_resources_init'. * Use devm_ioremap_resource instead of devm_ioremap. * Update the use of of_node_put to handle error conditions. * Use policy->cached_resolved_idx in fast switch callback. * Keep precalculated offsets 'reg_bases'. * XO clock is taken from Device tree. * Update documentation binding for clocks/clock-names. * Minor comments in Kconfig.arm. * Comments to move dev_info to dev_dbg. [v5] * Remove mapping different register regions of perf/lut/enable, instead map the entire HW region. * Add reg_offset/cpufreq_qcom_std_offsets to be supplied as device data. * Check of src == 0 during lut read. * Add of_node_put(cpu_np) in qcom_get_related_cpus * Update the qcom_cpu_resources_init for register offset data, and cleanup the related cpus to keep a single copy of CPUfreq. * Replace FW with HW, update Kconfig, rename filename qcom-cpufreq-hw.c * Update the documentation binding to reflect the changes of mapping the * entire HW region. [v4] * Fixed console messages as per comments. * Return error from qcom_resources_init() in the cases where failed to get frequency domain. * Rename cpu_dev to cpu_np in qcom_resources_init, qcom_get_related_cpus(). Also use temp variable freq_np in qcom_get_related_cpus(). * Update qcom_cpufreq_fw_get() to use the policy data to incoporate the hotplug use case. * Update code to use of fast_switching. * Check for !c->max_cores instead of cpumask_empty in qcom_get_related_cpus(). * Update the logic of assigning 'c' to qcom_freq_domain_map[cpu]. [v3] * Remove index check from 'qcom_cpufreq_fw_target_index'. * Update the Documentation binding to add the platform specific properties in the CPU nodes, node name "qcom,freq-domain". * Update return value to '0' from -ENODEV from 'qcom_cpufreq_fw_get'. * Update the logic for boost frequency to use local variables instead of cpufreq driver data in 'qcom_read_lut'. * Update the logic in 'qcom_get_related_cpus' to find the related cpus. * Update the reg-names to remove "_base" and also update the binding with the description of these registers. * Update the logic in 'qcom_resources_init' to address the new device tree notation of handling the frequency domain phandles. [v2] * Fixed the alignment issues in "qcom_cpufreq_fw_target_index" for dev_err and also for "qcom_cpu_resources_init". * Removed ret = 0 from qcom_get_related_cpus and added to check for cpu_mask_empty to return -ENOENT. * Fixes qcom_cpu_resources_init function * Remove initialization of 'index' * Check for valid 'c' * Removed initialization of 'prev_cc' from 'qcom_read_lut'. Taniya Das (2): dt-bindings: cpufreq: Introduce QCOM CPUFREQ Firmware bindings cpufreq: qcom-hw: Add support for QCOM cpufreq HW driver .../bindings/cpufreq/cpufreq-qcom-hw.txt | 173 ++++++++++ drivers/cpufreq/Kconfig.arm | 11 + drivers/cpufreq/Makefile | 1 + drivers/cpufreq/qcom-cpufreq-hw.c | 354 +++++++++++++++++++++ 4 files changed, 539 insertions(+) create mode 100644 Documentation/devicetree/bindings/cpufreq/cpufreq-qcom-hw.txt create mode 100644 drivers/cpufreq/qcom-cpufreq-hw.c -- Qualcomm INDIA, on behalf of Qualcomm Innovation Center, Inc.is a member of the Code Aurora Forum, hosted by the Linux Foundation.