Received: by 2002:ac0:a582:0:0:0:0:0 with SMTP id m2-v6csp954286imm; Fri, 12 Oct 2018 09:17:47 -0700 (PDT) X-Google-Smtp-Source: ACcGV61ke4xW3Hz0PKS8K8BBCf8+WGbMDfvPjfxzyKfSe3jjsp4XK6yMy1Egs+a4FxeCuZJ/5xtx X-Received: by 2002:a63:991a:: with SMTP id d26-v6mr6179061pge.434.1539361067391; Fri, 12 Oct 2018 09:17:47 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1539361067; cv=none; d=google.com; s=arc-20160816; b=i/iuZeDxXEc9bPPi+asrLcXHLIBtDWzbPBcyyJCMt+IiNc4BLs3eyg3kIpe3lK3MRf KAsIhdBirXseY4YyLQC1hqhxr5bcNjUpG1Yoqo7sh7m8qito0Sdv//ej1PcvjyW1vw/2 CATm5dcTYn5qccm0NWoRfb1u1n9EyE7C5XTFJGIWcm6ogH7lXOpuokYfj8EWwIIWEzYK pugMbAoh3DlKyYp89gW4Y3fyEqLr7VqBNbF/wDyf9TVRFSt6GW0MHbZ14LsPzQQjLlOs DuUHEM/y3gGzHlWjX4CRsZK10E7rfbwe075+OXBJJleiES/0MVd33ivpKBUUhDmhYapR c1gA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:dmarc-filter:dkim-signature:dkim-signature; bh=bxzVnVk5sPZB9LiKtjlSqU2fMat4on/95l3ds3Hy7XI=; b=nC8GXDVknPsL8nhyKF20otpvoEHg1yhL6PkE+QRc1MheDcFdqOu25jEcNaWFsZCCf9 yIphP9W0LXNvYAzIGpCyleDC3t+nkZro49mTF1+HiC4Gae/roTn+mjmTy7+oOc/Paw4f CnVAXZ3Qzmmrdsvaxkrfdc8cenchvMS/0u3CXdMmv871PIKFBPVkuI0BUOaEDBMHSd32 PheiUv4KRCvv6xVfsKEEXDExXVYyUInqlmBd3Vo1gINcgaJnHvt26CCiiMDFugTrpA+N fTsIg8dCYlG6SlXsiDEh0DHU8X0kfvrDx3qao2NAV+J6EtHbl03BsBMTKInvEcNU3rUO m4LQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=XE8ZlfFa; dkim=pass header.i=@codeaurora.org header.s=default header.b=XX5UCr9V; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g20-v6si1634339plq.192.2018.10.12.09.17.31; Fri, 12 Oct 2018 09:17:47 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=XE8ZlfFa; dkim=pass header.i=@codeaurora.org header.s=default header.b=XX5UCr9V; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728820AbeJLXuK (ORCPT + 99 others); Fri, 12 Oct 2018 19:50:10 -0400 Received: from smtp.codeaurora.org ([198.145.29.96]:33754 "EHLO smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728735AbeJLXuJ (ORCPT ); Fri, 12 Oct 2018 19:50:09 -0400 Received: by smtp.codeaurora.org (Postfix, from userid 1000) id 75B4860B0D; Fri, 12 Oct 2018 16:16:55 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1539361015; bh=bxzVnVk5sPZB9LiKtjlSqU2fMat4on/95l3ds3Hy7XI=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=XE8ZlfFaVMEy+axgDiWa6ghN8xejHI+wlBZ17sd2d5fthmIPm0sUTssySCsHwqPv6 Th9XnsXAPNqVW1x0ju3vyczM/aGrwNU5kJpVO/0CYpK49sscfN7Ev4OYl4A7GZrmqy 78SOxsxLL3efMhHA74soVipKJ2ueZu+99plwusEg= X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on pdx-caf-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.7 required=2.0 tests=ALL_TRUSTED,BAYES_00, DKIM_INVALID,DKIM_SIGNED autolearn=no autolearn_force=no version=3.4.0 Received: from localhost (i-global254.qualcomm.com [199.106.103.254]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) (Authenticated sender: ilina@smtp.codeaurora.org) by smtp.codeaurora.org (Postfix) with ESMTPSA id 4A4AA607DC; Fri, 12 Oct 2018 16:16:54 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1539361014; bh=bxzVnVk5sPZB9LiKtjlSqU2fMat4on/95l3ds3Hy7XI=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=XX5UCr9VljjtzYzt51NQvOEng2QnJ7p9vXGLwB/qYIiipDZKIvBQzYmL+Ecipt1Fu xK8E+3d6GBVEk0UJfBFU2bXz5w1f9Rvz9jUuiqVGMzAANNlc1YP7USVMX8h0p/MiVu uRKvhoIaxW0h2rzGBbl0cVRpifcTZ6aVsQP1t+sk= DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org 4A4AA607DC Authentication-Results: pdx-caf-mail.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: pdx-caf-mail.web.codeaurora.org; spf=none smtp.mailfrom=ilina@codeaurora.org Date: Fri, 12 Oct 2018 10:16:53 -0600 From: Lina Iyer To: Ulf Hansson Cc: Sudeep Holla , "Raju P.L.S.S.S.N" , Andy Gross , David Brown , "Rafael J. Wysocki" , Kevin Hilman , linux-arm-msm , linux-soc@vger.kernel.org, Rajendra Nayak , Bjorn Andersson , Linux Kernel Mailing List , Linux PM , DTML , Stephen Boyd , Evan Green , Doug Anderson , Matthias Kaehlcke , Lorenzo Pieralisi Subject: Re: [PATCH RFC v1 7/8] drivers: qcom: cpu_pd: Handle cpu hotplug in the domain Message-ID: <20181012161653.GH2371@codeaurora.org> References: <1539206455-29342-1-git-send-email-rplsssn@codeaurora.org> <1539206455-29342-8-git-send-email-rplsssn@codeaurora.org> <20181011112013.GC32752@e107155-lin> <20181011160053.GA2371@codeaurora.org> <20181011161927.GC28583@e107155-lin> <20181011165822.GB2371@codeaurora.org> <20181011173733.GA26447@e107155-lin> <20181011210609.GD2371@codeaurora.org> <20181012150429.GH3401@e107155-lin> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii; format=flowed Content-Disposition: inline In-Reply-To: User-Agent: Mutt/1.10.1 (2018-07-13) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, Oct 12 2018 at 09:46 -0600, Ulf Hansson wrote: >On 12 October 2018 at 17:04, Sudeep Holla wrote: >> On Thu, Oct 11, 2018 at 03:06:09PM -0600, Lina Iyer wrote: >>> On Thu, Oct 11 2018 at 11:37 -0600, Sudeep Holla wrote: >> [...] >> >>> > >>> > Is DDR managed by Linux ? I assumed it was handled by higher exception >>> > levels. Can you give examples of resources used by CPU in this context. >>> > When CPU can be powered on or woken up without Linux intervention, the >>> > same holds true for CPU power down or sleep states. I still see no reason >>> > other than the firmware has no support to talk to RPMH. >>> > >>> DDR, shared clocks, regulators etc. Imagine you are running something on >>> the screen and CPUs enter low power mode, while the CPUs were active, >>> there was a need for bunch of display resources, and things the app may >>> have requested resources, while the CPU powered down the requests may >>> not be needed the full extent as when the CPU was running, so they can >>> voted down to a lower state of in some cases turn off the resources >>> completely. What the driver voted for is dependent on the runtime state >>> and the usecase currently active. The 'sleep' state value is also >>> determined by the driver/framework. >>> >> >> Why does CPU going down says that another (screen - supposedly shared) >> resource needs to be relinquished ? Shouldn't display decide that on it's >> own ? I have no idea why screen/display is brought into this discussion. >> CPU can just say: hey I am going down and I don't need my resource. >> How can it say: hey I am going down and display or screen also doesn't >> need the resource. On a multi-cluster, how will the last CPU on one know >> that it needs to act on behalf of the shared resource instead of another >> cluster. > >Apologize for sidetracking the discussion, just want to fold in a few comments. > No, this is perfect to warp the whole thing around. Thanks Ulf. >This is becoming a complicated story. May I suggest we pick the GIC as >an example instead? > >Let's assume the simple case, we have one cluster and when the cluster >becomes powered off, the GIC needs to be re-configured and wakeups >must be routed through some "always on" external logic. > >The PSCI spec mentions nothing about how to manage this and not the >rest of the SoC topology for that matter. Hence if the GIC is managed >by Linux - then Linux also needs to take actions before cluster power >down and after cluster power up. So, if PSCI FW can't deal with GIC, >how would manage it? > >> >> I think we are mixing the system sleep states with CPU idle here. >> If it's system sleeps states, the we need to deal it in some system ops >> when it's the last CPU in the system and not the cluster/power domain. > >What is really a system sleep state? One could consider it just being >another idles state, having heaver residency targets and greater >enter/exit latency values, couldn't you? > While I explained the driver's side of the story, for the CPUs, system sleep is a deeper low power mode that ties in with OSI. Thanks, Lina >In the end, there is no reason to keep things powered on, unless they >are being in used (or soon to be used), that is main point. > >We are also working on S2I at Linaro. We strive towards being able to >show the same power numbers as for S2R, but then we need to get these >cluster-idle things right. > >[...] > >Have a nice weekend! > >Kind regards >Uffe