Received: by 2002:ac0:a582:0:0:0:0:0 with SMTP id m2-v6csp1451506imm; Fri, 12 Oct 2018 19:25:50 -0700 (PDT) X-Google-Smtp-Source: ACcGV62vtjF8vSUXJJRJbQjQ+i27UxmUxmUel3VPaK/1NP9pCN6M7ks3UgnSZOQHC+4EsBjFUPZD X-Received: by 2002:a17:902:aa87:: with SMTP id d7-v6mr8346163plr.25.1539397550109; Fri, 12 Oct 2018 19:25:50 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1539397550; cv=none; d=google.com; s=arc-20160816; b=qB/heFDXcDVL1l/U83bnvVWZiNGoxg8FV2hXohmJM1rJ1u7AWPijdQ6X/eIDjz3plU ipDCwRM2YxMoMmeH0FatQ56ktqNQVPQW8HW96RxIJ3qXVlfr0mvgdfMf8vFmXwjdqWBs KuolVugLM/HrMBczCSbOWvSrl6TmQvLPaWCMLbdhcsGt0Z4taR9B6673SQH7ndFphonX AE0HfChxHnuhi884gtDCLNSVGxIyTtlt4baBmYmsFbWVb35TRCyaOWSN3UY8aPdFTS1c EI+zeXuzz0rlpIoizhE7UAHUebtvFb1RzYJe6xL/WxC6MR38Mz6386tBkhLwN582Qf6a PDrw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dmarc-filter:dkim-signature:dkim-signature; bh=jbkmWkU5uzmMOtvtL9+0f7zF1bfUCzq+rBLucFfsRSk=; b=YRP8n96AVIrt4vRarht8dlxGBuoXsv+cI6yRcPNbE8KIkrH59gdC8peBM3ag6yoMVg eZ0tZ2CQ+7UmFCNPr5G9czzQWH+POl0F/VvYjqDcPkVsSTyeV6jgKcFZHltoo3Hmf8pR kBs/+0vkA74RAFHVhbOwQ5+eZg7m//Qk3FCjNp9xXPvDUnPdncEciTuuBpUnN3mlUCAb ssQAslqNu1zsfX7+cOZRug96MpFLlsxWRCnULHbnL2dpr+0DL6zsjey1P5WuUwQI0rpk OuCgClF0KsyxPUVmuBvsD6rIMpUdK3qu9XIdcpqUhuZI68TD5iJ8Yu7kdFYWi4JDyZv8 0HwA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=bXBrnOBE; dkim=pass header.i=@codeaurora.org header.s=default header.b=BWxbl1wz; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id t62-v6si3235148pfd.133.2018.10.12.19.25.33; Fri, 12 Oct 2018 19:25:50 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=bXBrnOBE; dkim=pass header.i=@codeaurora.org header.s=default header.b=BWxbl1wz; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726512AbeJMKA3 (ORCPT + 99 others); Sat, 13 Oct 2018 06:00:29 -0400 Received: from smtp.codeaurora.org ([198.145.29.96]:56260 "EHLO smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726095AbeJMKA2 (ORCPT ); Sat, 13 Oct 2018 06:00:28 -0400 Received: by smtp.codeaurora.org (Postfix, from userid 1000) id 271F060B7A; Sat, 13 Oct 2018 02:25:09 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1539397510; bh=kr/4W26oZN9OLcShXxwNwm2zf3wYno4/Ba7OkKviSr8=; h=From:To:Cc:Subject:Date:From; b=bXBrnOBEfABQKqc2ssBE91dASlGjIWo0NQjNMePDreHsTeF2NZ4XfenPdNAEbVAqm cAaeBZgErN8as8/IkrZaQIMPbzohWVNRnFltCEwsKR+jReRv4/pl992g87lxoD/X2w +WgYRIFuBCI5xJ+4Ry28UX9fBhTMfjORJQovdCM0= X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on pdx-caf-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.7 required=2.0 tests=ALL_TRUSTED,BAYES_00, DKIM_INVALID,DKIM_SIGNED autolearn=no autolearn_force=no version=3.4.0 Received: from pacamara-linux.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: cang@smtp.codeaurora.org) by smtp.codeaurora.org (Postfix) with ESMTPSA id 8763C6079C; Sat, 13 Oct 2018 02:25:08 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1539397509; bh=kr/4W26oZN9OLcShXxwNwm2zf3wYno4/Ba7OkKviSr8=; h=From:To:Cc:Subject:Date:From; b=BWxbl1wzm5IbQ8UXvm/Q0ND7suby98bA9tgtipCcosIkFRoBtoQVp7acVBlyryxJs uvsHYoc/nl4VBt6gLh3Klnq2aiX0u5UjQENqYNwpzWjRP/FNQVppd8StZnbp3oqh+a XvXZyzXkkNT/qxrc00NLeAqQgp2JmmosEr5+kfFM= DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org 8763C6079C Authentication-Results: pdx-caf-mail.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: pdx-caf-mail.web.codeaurora.org; spf=none smtp.mailfrom=cang@codeaurora.org From: Can Guo To: dianders@chromium.org, subhashj@codeaurora.org, asutoshd@codeaurora.org, vivek.gautam@codeaurora.org, evgreen@chromium.org, rnayak@codeaurora.org, vinholikatti@gmail.com, jejb@linux.vnet.ibm.com, martin.petersen@oracle.com Cc: linux-scsi@vger.kernel.org, linux-arm-msm@vger.kernel.org, Venkat Gopalakrishnan , Can Guo , linux-kernel@vger.kernel.org (open list) Subject: [PATCH v5 1/1] scsi: ufs: make UFS Tx lane1 clock optional for QCOM platforms Date: Fri, 12 Oct 2018 19:25:02 -0700 Message-Id: <1539397502-30120-1-git-send-email-cang@codeaurora.org> X-Mailer: git-send-email 1.9.1 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Venkat Gopalakrishnan Per Qcom's UFS host controller HW design, the UFS Tx lane1 clock could be muxed with Tx lane0 clock, hence keep Tx lane1 clock optional by ignoring it if it is not provided in device tree. This change also performs some cleanup to lanes per direction checks when enable/disable lane clocks just for symmetry. Signed-off-by: Venkat Gopalakrishnan Signed-off-by: Subhash Jadavani Signed-off-by: Can Guo Reviewed-by: Vivek Gautam Reviewed-by: Douglas Anderson Tested-by: Douglas Anderson --- Changes since v4: - fixed one typo Changes since v3: - Incorporated review comments from Doug. Changes since v2: - Incorporated review comments from Doug. Changes since v1: - Incorporated review comments from Doug. - Update the commit title and commit message. drivers/scsi/ufs/ufs-qcom.c | 54 +++++++++++++++++++++++---------------------- 1 file changed, 28 insertions(+), 26 deletions(-) diff --git a/drivers/scsi/ufs/ufs-qcom.c b/drivers/scsi/ufs/ufs-qcom.c index 2b38db2..8e9d891 100644 --- a/drivers/scsi/ufs/ufs-qcom.c +++ b/drivers/scsi/ufs/ufs-qcom.c @@ -79,20 +79,27 @@ static int ufs_qcom_get_connected_tx_lanes(struct ufs_hba *hba, u32 *tx_lanes) } static int ufs_qcom_host_clk_get(struct device *dev, - const char *name, struct clk **clk_out) + const char *name, struct clk **clk_out, bool optional) { struct clk *clk; int err = 0; clk = devm_clk_get(dev, name); - if (IS_ERR(clk)) { - err = PTR_ERR(clk); - dev_err(dev, "%s: failed to get %s err %d", - __func__, name, err); - } else { + if (!IS_ERR(clk)) { *clk_out = clk; + return 0; } + err = PTR_ERR(clk); + + if (optional && err == -ENOENT) { + *clk_out = NULL; + return 0; + } + + if (err != -EPROBE_DEFER) + dev_err(dev, "failed to get %s err %d\n", name, err); + return err; } @@ -113,11 +120,9 @@ static void ufs_qcom_disable_lane_clks(struct ufs_qcom_host *host) if (!host->is_lane_clks_enabled) return; - if (host->hba->lanes_per_direction > 1) - clk_disable_unprepare(host->tx_l1_sync_clk); + clk_disable_unprepare(host->tx_l1_sync_clk); clk_disable_unprepare(host->tx_l0_sync_clk); - if (host->hba->lanes_per_direction > 1) - clk_disable_unprepare(host->rx_l1_sync_clk); + clk_disable_unprepare(host->rx_l1_sync_clk); clk_disable_unprepare(host->rx_l0_sync_clk); host->is_lane_clks_enabled = false; @@ -141,24 +146,21 @@ static int ufs_qcom_enable_lane_clks(struct ufs_qcom_host *host) if (err) goto disable_rx_l0; - if (host->hba->lanes_per_direction > 1) { - err = ufs_qcom_host_clk_enable(dev, "rx_lane1_sync_clk", + err = ufs_qcom_host_clk_enable(dev, "rx_lane1_sync_clk", host->rx_l1_sync_clk); - if (err) - goto disable_tx_l0; + if (err) + goto disable_tx_l0; - err = ufs_qcom_host_clk_enable(dev, "tx_lane1_sync_clk", + err = ufs_qcom_host_clk_enable(dev, "tx_lane1_sync_clk", host->tx_l1_sync_clk); - if (err) - goto disable_rx_l1; - } + if (err) + goto disable_rx_l1; host->is_lane_clks_enabled = true; goto out; disable_rx_l1: - if (host->hba->lanes_per_direction > 1) - clk_disable_unprepare(host->rx_l1_sync_clk); + clk_disable_unprepare(host->rx_l1_sync_clk); disable_tx_l0: clk_disable_unprepare(host->tx_l0_sync_clk); disable_rx_l0: @@ -172,25 +174,25 @@ static int ufs_qcom_init_lane_clks(struct ufs_qcom_host *host) int err = 0; struct device *dev = host->hba->dev; - err = ufs_qcom_host_clk_get(dev, - "rx_lane0_sync_clk", &host->rx_l0_sync_clk); + err = ufs_qcom_host_clk_get(dev, "rx_lane0_sync_clk", + &host->rx_l0_sync_clk, false); if (err) goto out; - err = ufs_qcom_host_clk_get(dev, - "tx_lane0_sync_clk", &host->tx_l0_sync_clk); + err = ufs_qcom_host_clk_get(dev, "tx_lane0_sync_clk", + &host->tx_l0_sync_clk, false); if (err) goto out; /* In case of single lane per direction, don't read lane1 clocks */ if (host->hba->lanes_per_direction > 1) { err = ufs_qcom_host_clk_get(dev, "rx_lane1_sync_clk", - &host->rx_l1_sync_clk); + &host->rx_l1_sync_clk, false); if (err) goto out; err = ufs_qcom_host_clk_get(dev, "tx_lane1_sync_clk", - &host->tx_l1_sync_clk); + &host->tx_l1_sync_clk, true); } out: return err; -- The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum, a Linux Foundation Collaborative Project