Received: by 2002:ac0:a582:0:0:0:0:0 with SMTP id m2-v6csp2007631imm; Sat, 13 Oct 2018 08:14:07 -0700 (PDT) X-Google-Smtp-Source: ACcGV61BYMd1VKAUJn0tGT0DVRdXjrCxOm/5FC7s5/wFqzza8bVqtBVhcPKwxKgu1NuqQ2mk70rf X-Received: by 2002:a62:5e02:: with SMTP id s2-v6mr10899924pfb.146.1539443647032; Sat, 13 Oct 2018 08:14:07 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1539443646; cv=none; d=google.com; s=arc-20160816; b=jiBLErXAmPKk+toL/i78hhaP2lhm1hGNWgJz4kV8u8DxWMAF6dcis2cysVwEtF2BfK zLWQ/45mht/KKDGP1jksLuqyasQ+h8vPBGgF2DSMHdS5VuuEpqaGxaqCxlYCKHI5bQOC h/re5KFRqXLwEPJTRDDxZXbnjHgGz1cVPpACn8PI1pkrbGabsPWXPEYvunenQbtivnBM Fr7GuI8LzSWF2XW2+ecRJN27rA7RLwZsC9tx7swF0HFGk1hrj73oRstznX0zsLtQYJXU gzq+w4Kbl+9k5SvM52i/sy9ba8kDTyRJjecSvKwq0Ws94dHOZqCP0MRWABZgBoTlG87I rnAw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:dkim-signature; bh=IxRKpl1lQOyAMVQhquhdm13ZAB1idKjdpio7IJlnZXA=; b=iUA9iaNu/MB8geDRN3a99dAhw6Q4sQzTXIfkFrjPg6uVpes5brdGOG0ffMJMRYu7gj ZjlL+rPUTO1Ux7IxUxfemu+1J4XqrVgllc1/nfCT3mimUZ9zlk4Vmm1j3jK9Axc1/34h eOoBXrJOgfF9fYmHE8TeF4XAulbFkt2651OCH6jiJaiT1QsAPLXfX2NrYT9n6oCEe5DS EfUS4+ojeAD+WgHfhe0u0U/7viVAszmZm85+A0/0tWVE+ODdf3SGpYCjdtNbNmpOjyVI BE9SbC6Zc5QIqdt/9uqWDy9vibxhf8D5nJukO4TFU2zDnXPT0wA30rbMwoJN2fPiaWVj kj0w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=ZuHgMBQt; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 38-v6si4581335pln.129.2018.10.13.08.13.52; Sat, 13 Oct 2018 08:14:06 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=ZuHgMBQt; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726779AbeJMWtr (ORCPT + 99 others); Sat, 13 Oct 2018 18:49:47 -0400 Received: from mail.kernel.org ([198.145.29.99]:49848 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726292AbeJMWtr (ORCPT ); Sat, 13 Oct 2018 18:49:47 -0400 Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 27BE72150F for ; Sat, 13 Oct 2018 15:12:15 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1539443535; bh=3DQgUXjim3DE86Q1Dhg416AjsygSI2y0jVlyMqk7/P4=; h=References:In-Reply-To:From:Date:Subject:To:Cc:From; b=ZuHgMBQt/o1ijt/hy45c/Vv7LKL4arCtmPXejONfx1UUOlf8mvqqLRXaWM9Vi6wcy PasTG30KTFRSgd1RwS8fCcR7JKzmoyAnAKo2HR/ftqCZ2uh0HsvLmIyY4G41jdVREZ ZvJ078JEVnySOuyWXdwvZ0anu4pATeHdIr+lFDiI= Received: by mail-wm1-f48.google.com with SMTP id 206-v6so14881891wmb.5 for ; Sat, 13 Oct 2018 08:12:15 -0700 (PDT) X-Gm-Message-State: ABuFfoiHY856Q+t2OQVHI2S88HOehHcBi0H0YdL+ec6/IV/V56NeVQa4 4Al/7VuR966r4QWAS/1064e5roWynl6uXf+cI5LCMg== X-Received: by 2002:a1c:f312:: with SMTP id q18-v6mr8109368wmq.14.1539443533428; Sat, 13 Oct 2018 08:12:13 -0700 (PDT) MIME-Version: 1.0 References: <1531906876-13451-1-git-send-email-joro@8bytes.org> <1531906876-13451-11-git-send-email-joro@8bytes.org> <97421241-2bc4-c3f1-4128-95b3e8a230d1@siemens.com> <35a24feb-5970-aa03-acbf-53428a159ace@web.de> In-Reply-To: <35a24feb-5970-aa03-acbf-53428a159ace@web.de> From: Andy Lutomirski Date: Sat, 13 Oct 2018 08:12:01 -0700 X-Gmail-Original-Message-ID: Message-ID: Subject: Re: [PATCH] x86/entry/32: Fix setup of CS high bits To: jan.kiszka@web.de Cc: Joerg Roedel , Thomas Gleixner , Ingo Molnar , "H. Peter Anvin" , X86 ML , LKML , Linux-MM , Linus Torvalds , Andrew Lutomirski , Dave Hansen , Josh Poimboeuf , Juergen Gross , Peter Zijlstra , Borislav Petkov , Jiri Kosina , Boris Ostrovsky , Brian Gerst , David Laight , Denys Vlasenko , Eduardo Valentin , Greg KH , Will Deacon , "Liguori, Anthony" , Daniel Gruss , Hugh Dickins , Kees Cook , Andrea Arcangeli Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Sat, Oct 13, 2018 at 3:02 AM Jan Kiszka wrote: > > From: Jan Kiszka > > Even if we are not on an entry stack, we have to initialize the CS high > bits because we are unconditionally evaluating them > PARANOID_EXIT_TO_KERNEL_MODE. Failing to do so broke the boot on Galileo > Gen2 and IOT2000 boards. > > Fixes: b92a165df17e ("x86/entry/32: Handle Entry from Kernel-Mode on Entry-Stack") > Signed-off-by: Jan Kiszka > --- > arch/x86/entry/entry_32.S | 12 ++++++------ > 1 file changed, 6 insertions(+), 6 deletions(-) > > diff --git a/arch/x86/entry/entry_32.S b/arch/x86/entry/entry_32.S > index 2767c625a52c..95c94d48ecd2 100644 > --- a/arch/x86/entry/entry_32.S > +++ b/arch/x86/entry/entry_32.S > @@ -389,6 +389,12 @@ > * that register for the time this macro runs > */ > > + /* > + * Clear unused upper bits of the dword containing the word-sized CS > + * slot in pt_regs in case hardware didn't clear it for us. > + */ > + andl $(0x0000ffff), PT_CS(%esp) > + Please improve the comment. Since commit: commit 385eca8f277c4c34f361a4c3a088fd876d29ae21 Author: Andy Lutomirski Date: Fri Jul 28 06:00:30 2017 -0700 x86/asm/32: Make pt_regs's segment registers be 16 bits Those fields are genuinely 16 bit. So the comment should say something like "Those high bits are used for CS_FROM_ENTRY_STACK and CS_FROM_USER_CR3". Also, can you fold something like this in: diff --git a/arch/x86/entry/entry_32.S b/arch/x86/entry/entry_32.S index 2767c625a52c..358eed8cf62a 100644 --- a/arch/x86/entry/entry_32.S +++ b/arch/x86/entry/entry_32.S @@ -171,7 +171,7 @@ ALTERNATIVE "jmp .Lend_\@", "", X86_FEATURE_PTI .if \no_user_check == 0 /* coming from usermode? */ - testl $SEGMENT_RPL_MASK, PT_CS(%esp) + testb $SEGMENT_RPL_MASK, PT_CS(%esp) jz .Lend_\@ .endif /* On user-cr3? */