Received: by 2002:ac0:a582:0:0:0:0:0 with SMTP id m2-v6csp3643636imm; Mon, 15 Oct 2018 01:27:46 -0700 (PDT) X-Google-Smtp-Source: ACcGV60pyP2r1IpSiy1ybZ3Ro71PL3anB88dcX9fyNUyfyVe2jp0ypkAFW33IReNBYqzVB4/klxK X-Received: by 2002:a17:902:2808:: with SMTP id e8-v6mr15732498plb.327.1539592066696; Mon, 15 Oct 2018 01:27:46 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1539592066; cv=none; d=google.com; s=arc-20160816; b=KMZD4yeOLyqScPVr49I6dgXANO51TZea1v3TEH2oN5GYt7GSK8QLhpqZht420fb2FF 8uoewd0icUHrn9lKU6eVQQHZZ+SGikEr0B8wzlA+OdkFmOp8dMD2yST/yumvh+gZ5FHg K4Uybqhg29M/FsboaPk1LnLgFY9+a0ltqbp37XgZvl+rthV4AhorBwNYFtQvL5FdTJDJ m4c7abUHVFRwyErFJOi7bELOaINvQxL6+wAuK04CdEpcgNKxNDULv4BLHfbaHDf9f1SP EAbwQem7QrNP7Fe1hYUrvzebO7e+btrjsLRzqLFhL010ZfzhZuUejsX6DhsWMrMIzPWA 8rbA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=dr4L01Zlq1CFbD4ZacjPNVQSOeZ6OvWvl+nyqjF9MSM=; b=OkNbCuFw66dT4r14Pek9IW+jiQ0arrNljunE7EReACJxCSh07miGfjUd91nzE11iwB X5nhOiYnndzWzp2u14R91N4EO+OsYMPVUD4ICwoMCHaKrtSNRyqLPyQso7jZ3SJESidL 42Ko4YyGWY0fwEdqU8UuPpu3Uca4AmCWXvmsUKhCT+hi8aQ/ZiBT8+I9vLfmtX3HkSVL 7WWrzTl8DnS460uaCZrAOz6Z5qhoKsXpSuPYPIbutNdoP2zo44u9PxhXjyevU/cPI29J 09MPc+SPR547UBe2tT1x4K6zUV3KZ3HpNSWzclwTx/vFgEvgYYKeofIp/f499GBopX7f 6S0w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f9-v6si9891524pgk.594.2018.10.15.01.27.31; Mon, 15 Oct 2018 01:27:46 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726771AbeJOQKq (ORCPT + 99 others); Mon, 15 Oct 2018 12:10:46 -0400 Received: from twhmllg3.macronix.com ([211.75.127.131]:33893 "EHLO TWHMLLG3.macronix.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726343AbeJOQKp (ORCPT ); Mon, 15 Oct 2018 12:10:45 -0400 Received: from localhost.localdomain ([172.17.195.96]) by TWHMLLG3.macronix.com with ESMTP id w9F8QI3R038133; Mon, 15 Oct 2018 16:26:20 +0800 (GMT-8) (envelope-from masonccyang@mxic.com.tw) From: masonccyang@mxic.com.tw To: broonie@kernel.org, tpiepho@impinj.com, linux-kernel@vger.kernel.org, linux-spi@vger.kernel.org Cc: boris.brezillon@bootlin.com, juliensu@mxic.com.tw, zhengxunli@mxic.com.tw, masonccyang@mxic.com.tw Subject: [PATCH v5 2/2] dt-binding: spi: Document Macronix controller bindings Date: Mon, 15 Oct 2018 16:26:16 +0800 Message-Id: <1539591976-30430-3-git-send-email-masonccyang@mxic.com.tw> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1539591976-30430-1-git-send-email-masonccyang@mxic.com.tw> References: <1539591976-30430-1-git-send-email-masonccyang@mxic.com.tw> X-MAIL: TWHMLLG3.macronix.com w9F8QI3R038133 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Mason Yang Document the bindings used by the Macronix controller. Signed-off-by: Mason Yang --- Documentation/devicetree/bindings/spi/spi-mxic.txt | 34 ++++++++++++++++++++++ 1 file changed, 34 insertions(+) create mode 100644 Documentation/devicetree/bindings/spi/spi-mxic.txt diff --git a/Documentation/devicetree/bindings/spi/spi-mxic.txt b/Documentation/devicetree/bindings/spi/spi-mxic.txt new file mode 100644 index 0000000..529f2da --- /dev/null +++ b/Documentation/devicetree/bindings/spi/spi-mxic.txt @@ -0,0 +1,34 @@ +Macronix SPI controller Device Tree Bindings +-------------------------------------------- + +Required properties: +- compatible: should be "mxicy,mx25f0a-spi" +- #address-cells: should be 1 +- #size-cells: should be 0 +- reg: should contain 2 entries, one for the registers and one for the direct + mapping area +- reg-names: should contain "regs" and "dirmap" +- interrupts: interrupt line connected to the SPI controller +- clock-names: should contain "ps_clk", "send_clk" and "send_dly_clk" +- clocks: should contain 3 entries for the "ps_clk", "send_clk" and + "send_dly_clk" clocks + +Example: + + spi@43c30000 { + compatible = "mxicy,mx25f0a-spi"; + reg = <0x43c30000 0x10000>, <0xa0000000 0x20000000>; + reg-names = "regs", "dirmap"; + clocks = <&clkwizard 0>, <&clkwizard 1>, <&clkc 18>; + clock-names = "send_clk", "send_dly_clk", "ps_clk"; + #address-cells = <1>; + #size-cells = <0>; + + flash@0 { + compatible = "jedec,spi-nor"; + reg = <0>; + spi-max-frequency = <25000000>; + spi-tx-bus-width = <4>; + spi-rx-bus-width = <4>; + }; + }; -- 1.9.1