Received: by 2002:ac0:a582:0:0:0:0:0 with SMTP id m2-v6csp4839615imm; Tue, 16 Oct 2018 00:23:38 -0700 (PDT) X-Google-Smtp-Source: ACcGV61rNOW9v+yBNCX3w/qcLBVWs3UchxcQHbV8R1xFY5l2b0+UzSKVQOXAapWXO1rS2jsysHNt X-Received: by 2002:a17:902:9a45:: with SMTP id x5-v6mr20229062plv.213.1539674618678; Tue, 16 Oct 2018 00:23:38 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1539674618; cv=none; d=google.com; s=arc-20160816; b=XwCHbdxyATiu8jzSwZZlgJjsNMPOqtzDUOlhVVWams/rL/pD8BGRMttWjR6PpD9YZf NGHeqWo0Tl02ulA891GmYvnNEltKYymws5lzngjhsfnXuXaaIjIHwGfeVEm2TT2YQHBh 1n59uUs959h13HGtOiJ/UDJDjVdiduzPiJq1jDxXbEQsTDfSCahTQUb7tJYg+yYbbYcc 1VPnUmSoaWFShnq3OFAn5IoANxMZEFKCp9D6IeLaZt1mTOc8o40ucSbvQcVj3m+6RlTW 5rYZFR0ncnvt0w/+zUL/eZUAyH21Ca7eBSdX4BcB0EH3/7jEm8u6H6F1sbm1gKvzdxN/ +Xdg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=DkcvNigZ+c+n0feInC3QTEfJkoduQAk6Dq0ZC/UIlAs=; b=nm+kRQGeEczayqz8UKWQ3OuAt4Yw5x49eBtcvLmCSBsix8V/SFPtCwDwp2c5mCfRGb StjnU2nOtax94TlfHpvmQHRo2+naFYwr2LO/m3EcO9G7/P+BlpbdVMx2gRI5lH54uzn/ F08CbKtJoLnjuEpH1LYwrX0vPe3QaoZUaK1rUiClNJE95C3qrNh7OR+fTVG5XtBaVNa6 g9M9NYO5c5roEYNJxJ3aSKBb9znOz7xDkZTc0prRMDKoB8H+are7RQDlrkWJVMKrHDh1 NptS0V09ECyu8KiM5MZQVwlqTAFfccPqRn5Q0bbsuieYiYEl1RYBlDu+NfvlFF4rIwE2 4Nuw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=toshiba.co.jp Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f9-v6si12947677plo.204.2018.10.16.00.23.23; Tue, 16 Oct 2018 00:23:38 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=toshiba.co.jp Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727136AbeJPPLy (ORCPT + 99 others); Tue, 16 Oct 2018 11:11:54 -0400 Received: from mo-csw-fb1515.securemx.jp ([210.130.202.171]:41660 "EHLO mo-csw-fb.securemx.jp" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726649AbeJPPLy (ORCPT ); Tue, 16 Oct 2018 11:11:54 -0400 X-Greylist: delayed 1187 seconds by postgrey-1.27 at vger.kernel.org; Tue, 16 Oct 2018 11:11:52 EDT Received: by mo-csw-fb.securemx.jp (mx-mo-csw-fb1515) id w9G7365c008685; Tue, 16 Oct 2018 16:03:06 +0900 Received: by mo-csw.securemx.jp (mx-mo-csw1516) id w9G71371008034; Tue, 16 Oct 2018 16:01:03 +0900 X-Iguazu-Qid: 34tKGYFtwQQ7xmLeB1 X-Iguazu-QSIG: v=1; s=0; t=1539673262; q=34tKGYFtwQQ7xmLeB1; m=4J/ZlX1w0YOeXvs4ydgRQTJEBo3RFS8g/7eBaoUj94M= Received: from imx2.toshiba.co.jp (imx2.toshiba.co.jp [106.186.93.51]) by relay.securemx.jp (mx-mr1510) id w9G70tIC027429; Tue, 16 Oct 2018 16:00:56 +0900 Received: from hop001.toshiba.co.jp ([133.199.164.63]) by imx2.toshiba.co.jp with ESMTP id w9G70tsi029592; Tue, 16 Oct 2018 16:00:55 +0900 (JST) From: Daniel Sangorrin To: stable@vger.kernel.org Cc: Andy Lutomirski , Borislav Petkov , Brian Gerst , Dave Hansen , Denys Vlasenko , Fenghua Yu , "H . Peter Anvin" , Josh Poimboeuf , Linus Torvalds , Oleg Nesterov , Peter Zijlstra , Quentin Casasnovas , Rik van Riel , Thomas Gleixner , Ingo Molnar , Jonathan Corbet , Ingo Molnar , x86@kernel.org, Greg Kroah-Hartman , David Woodhouse , Bo Gan , "Matt Helsley (VMware)" , Borislav Petkov , Konrad Rzeszutek Wilk , linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v4 4.4 4/4] x86/fpu: Finish excising 'eagerfpu' Date: Tue, 16 Oct 2018 16:00:03 +0900 X-TSB-HOP: ON Message-Id: <1539673203-21068-5-git-send-email-daniel.sangorrin@toshiba.co.jp> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1539673203-21068-1-git-send-email-daniel.sangorrin@toshiba.co.jp> References: <1539673203-21068-1-git-send-email-daniel.sangorrin@toshiba.co.jp> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Andy Lutomirski commit e63650840e8b053aa09ad934877e87e9941ed135 upstream. Now that eagerfpu= is gone, remove it from the docs and some comments. Also sync the changes to tools/. Signed-off-by: Andy Lutomirski Cc: Borislav Petkov Cc: Brian Gerst Cc: Dave Hansen Cc: Denys Vlasenko Cc: Fenghua Yu Cc: H. Peter Anvin Cc: Josh Poimboeuf Cc: Linus Torvalds Cc: Oleg Nesterov Cc: Peter Zijlstra Cc: Quentin Casasnovas Cc: Rik van Riel Cc: Thomas Gleixner Link: http://lkml.kernel.org/r/cf430dd4481d41280e93ac6cf0def1007a67fc8e.1476740397.git.luto@kernel.org Signed-off-by: Ingo Molnar Signed-off-by: Daniel Sangorrin --- Documentation/kernel-parameters.txt | 5 ----- arch/x86/include/asm/cpufeatures.h | 1 - arch/x86/include/asm/fpu/types.h | 23 ----------------------- 3 files changed, 29 deletions(-) diff --git a/Documentation/kernel-parameters.txt b/Documentation/kernel-parameters.txt index 3fd53e1..da515c5 100644 --- a/Documentation/kernel-parameters.txt +++ b/Documentation/kernel-parameters.txt @@ -961,11 +961,6 @@ bytes respectively. Such letter suffixes can also be entirely omitted. See Documentation/x86/intel_mpx.txt for more information about the feature. - eagerfpu= [X86] - on enable eager fpu restore - off disable eager fpu restore - auto selects the default scheme, which automatically - enables eagerfpu restore for xsaveopt. module.async_probe [KNL] Enable asynchronous probe on this module. diff --git a/arch/x86/include/asm/cpufeatures.h b/arch/x86/include/asm/cpufeatures.h index dd2269dc..a5fa319 100644 --- a/arch/x86/include/asm/cpufeatures.h +++ b/arch/x86/include/asm/cpufeatures.h @@ -104,7 +104,6 @@ #define X86_FEATURE_EXTD_APICID ( 3*32+26) /* has extended APICID (8 bits) */ #define X86_FEATURE_AMD_DCM ( 3*32+27) /* multi-node processor */ #define X86_FEATURE_APERFMPERF ( 3*32+28) /* APERFMPERF */ -/* free, was #define X86_FEATURE_EAGER_FPU ( 3*32+29) * "eagerfpu" Non lazy FPU restore */ #define X86_FEATURE_NONSTOP_TSC_S3 ( 3*32+30) /* TSC doesn't stop in S3 state */ /* Intel-defined CPU features, CPUID level 0x00000001 (ecx), word 4 */ diff --git a/arch/x86/include/asm/fpu/types.h b/arch/x86/include/asm/fpu/types.h index dcb85a9..0d81c7d 100644 --- a/arch/x86/include/asm/fpu/types.h +++ b/arch/x86/include/asm/fpu/types.h @@ -310,29 +310,6 @@ struct fpu { * the registers in the FPU are more recent than this state * copy. If the task context-switches away then they get * saved here and represent the FPU state. - * - * After context switches there may be a (short) time period - * during which the in-FPU hardware registers are unchanged - * and still perfectly match this state, if the tasks - * scheduled afterwards are not using the FPU. - * - * This is the 'lazy restore' window of optimization, which - * we track though 'fpu_fpregs_owner_ctx' and 'fpu->last_cpu'. - * - * We detect whether a subsequent task uses the FPU via setting - * CR0::TS to 1, which causes any FPU use to raise a #NM fault. - * - * During this window, if the task gets scheduled again, we - * might be able to skip having to do a restore from this - * memory buffer to the hardware registers - at the cost of - * incurring the overhead of #NM fault traps. - * - * Note that on modern CPUs that support the XSAVEOPT (or other - * optimized XSAVE instructions), we don't use #NM traps anymore, - * as the hardware can track whether FPU registers need saving - * or not. On such CPUs we activate the non-lazy ('eagerfpu') - * logic, which unconditionally saves/restores all FPU state - * across context switches. (if FPU state exists.) */ union fpregs_state state; /* -- 2.7.4