Received: by 2002:ac0:a582:0:0:0:0:0 with SMTP id m2-v6csp685175imm; Wed, 17 Oct 2018 06:49:01 -0700 (PDT) X-Google-Smtp-Source: ACcGV63Zbi3DNDBUI+PpgcUofx5Bluh87uTuQKlNxyRwqDWUEKV6EuaxPlZVO28D/LduS9Xhs+R+ X-Received: by 2002:a17:902:b28b:: with SMTP id u11-v6mr25712723plr.326.1539784141312; Wed, 17 Oct 2018 06:49:01 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1539784141; cv=none; d=google.com; s=arc-20160816; b=Hn8Vk4zSz5s/cz6Zd1CunrPfU/aTrrXgODDE/azZ/X2rmfM+DwqHOlcOJnjU4K9ZXe SRVNffAkcgJCDxgtWlSrPtP2hYa6Whf3rTE5Ur1Xky/l1+xAlSG9YoKy1TxcQlo0zmwJ X3Uw+qO5xqUZ9rVfSgu74pacZXo7PySwAhqhThwiEsyeZhV7pbR6N0BZ+qye0nN8pFl6 O/TypE+vbiwihQWmX6AplQc6BlTPn9bC4dBEh46yeGW/ZGqnkQ0Ny+wT+VxQM/hNEJ+N g5OnOFew05ig1xdWZArK116CzNFyw8k2ImEt++DF7P2jbnBwHA9x7NYkCr08fj8wpbP1 59gg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:dkim-signature; bh=wgEmNyjm3p/r25Qb8kV0YbhcJLvXLDpm0IdVhZ/4jeU=; b=iOKtlVC+owXBvyP8DfuBA8LKZEHR6gwRys/ocVgObGJ0Hkf1dbZTo2UEDCaIeZktdW Sufgl4tvbhzqwFOw3eL4zChMbgHkZYr+mBmI/xMgfuJHx1OGikxbTcRnOBe1icnKlyGG G7nbz0HZLCQc6V2gNCWIh6TlnJIBnsBhg1sNTSoQhCOrqQ5sXfzveyifY5GLngIgqpeI WM7HF7o0zHn14TV36H1uu9OdUiXc9Ifnqvh/tKf5iAgDM1o101rGfTsOHQZ9IYqJ7dXd FLQz27Fo4UIieQINIDzpdOUsDGeROBNUSaKCv8XB5mwC1M0/krDCYqW1rGv/hwWGGwAR 85aw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=AV2eXIWR; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id n15-v6si17907397pgc.143.2018.10.17.06.48.44; Wed, 17 Oct 2018 06:49:01 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=AV2eXIWR; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727351AbeJQVmn (ORCPT + 99 others); Wed, 17 Oct 2018 17:42:43 -0400 Received: from mail-lf1-f67.google.com ([209.85.167.67]:40164 "EHLO mail-lf1-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727014AbeJQVmn (ORCPT ); Wed, 17 Oct 2018 17:42:43 -0400 Received: by mail-lf1-f67.google.com with SMTP id t22-v6so19855113lfb.7; Wed, 17 Oct 2018 06:46:54 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=subject:to:cc:references:from:message-id:date:user-agent :mime-version:in-reply-to:content-language:content-transfer-encoding; bh=wgEmNyjm3p/r25Qb8kV0YbhcJLvXLDpm0IdVhZ/4jeU=; b=AV2eXIWRsgagMVEpiNWO06Hsqvy+9FyGXtNS0DoL4hCah79Mzs2jlPqJix7poMmLFK 1nIEGUWsVWTH+lf7Yzdk4HldCgbXlEyZavBjbiencstEXi0lBGJzrNiIl0IHbHvp6qUF ZgsyvuGBdX8WVi7s1pWjZ4X4yMy0vecEJdUiHk6IPtmL3PeFRczvQWNhAX3SkmkXrK2L jxJVJaiyY1+uSvmi2nnN+OfhNzVZ5Ef8sJb4PoeMkWb7agTv9p3gsQRdpgzZwOyEW/Cl x+AryTiNYx3TUaYjR7murkeWoQmfVQ4HEeO33NdKzPJC3YojaB8e0pb6/44jIur0K9KH locg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:subject:to:cc:references:from:message-id:date :user-agent:mime-version:in-reply-to:content-language :content-transfer-encoding; bh=wgEmNyjm3p/r25Qb8kV0YbhcJLvXLDpm0IdVhZ/4jeU=; b=WU8QFi+4wtywNyPGvT6+J9FBIX9PP47q5GGHNVBKmZKACzj9hCduPZhkhLgixKg+di 13MB5CnKPnakwLSpzQC9k0LKZwiF+dnLmdYWz7j/kZuUXKBDtYcK/wQ2M87Usw4+pH3W Cd1k4FOnWXAa2F8SfrRRrYBUIQLiWq1rmMoUOoGkfqmeEusonp8UMy6hVu5LaU7GM8H0 Ml+VndaPeGgqywFHcTOSuJ5hy+/MCR6+73Gf/clKLSiDgNxqvo1Me+RyHIuAqDrK7TQ+ 5Dt3j6ByPyIyJtQuV2fhUMwa9pbD/mMhTnCvonNpnSJWvlv28kz+vp/+moxStlFUobZH l7Jw== X-Gm-Message-State: ABuFfohe90DE3RS+uFQSZYCGgLF1Tvd6qN1JpdAjT96OAFEX7Wb10Oa7 9TefmC2SWngbMvpQoaooisp0yX5X X-Received: by 2002:a19:c4c5:: with SMTP id u188-v6mr8782966lff.141.1539784013023; Wed, 17 Oct 2018 06:46:53 -0700 (PDT) Received: from [192.168.2.145] (109-252-91-118.nat.spd-mgts.ru. [109.252.91.118]) by smtp.googlemail.com with ESMTPSA id b64-v6sm4199086ljf.0.2018.10.17.06.46.51 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Wed, 17 Oct 2018 06:46:52 -0700 (PDT) Subject: Re: [PATCH v1 1/5] dt-bindings: cpufreq: Add binding for NVIDIA Tegra20/30 To: Jon Hunter , Thierry Reding , Peter De Schrijver , "Rafael J. Wysocki" , Viresh Kumar , Rob Herring Cc: linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org References: <20180830194356.14059-1-digetx@gmail.com> <20180830194356.14059-2-digetx@gmail.com> <1448e619-35c9-0195-c68a-604d10f4dc8b@gmail.com> <3c72f573-d109-b607-b7b7-d70aea3e03df@nvidia.com> From: Dmitry Osipenko Message-ID: Date: Wed, 17 Oct 2018 16:46:44 +0300 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.0 MIME-Version: 1.0 In-Reply-To: <3c72f573-d109-b607-b7b7-d70aea3e03df@nvidia.com> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 10/17/18 4:34 PM, Jon Hunter wrote: > > On 17/10/2018 14:07, Dmitry Osipenko wrote: >> On 10/17/18 3:59 PM, Jon Hunter wrote: >>> >>> On 17/10/2018 13:37, Dmitry Osipenko wrote: >>>> On 10/17/18 11:40 AM, Jon Hunter wrote: >>>>> >>>>> On 30/08/2018 20:43, Dmitry Osipenko wrote: >>>>>> Add device-tree binding that describes CPU frequency-scaling hardware >>>>>> found on NVIDIA Tegra20/30 SoC's. >>>>>> >>>>>> Signed-off-by: Dmitry Osipenko >>>>>> --- >>>>>> .../cpufreq/nvidia,tegra20-cpufreq.txt | 38 +++++++++++++++++++ >>>>>> 1 file changed, 38 insertions(+) >>>>>> create mode 100644 Documentation/devicetree/bindings/cpufreq/nvidia,tegra20-cpufreq.txt >>>>>> >>>>>> diff --git a/Documentation/devicetree/bindings/cpufreq/nvidia,tegra20-cpufreq.txt b/Documentation/devicetree/bindings/cpufreq/nvidia,tegra20-cpufreq.txt >>>>>> new file mode 100644 >>>>>> index 000000000000..2c51f676e958 >>>>>> --- /dev/null >>>>>> +++ b/Documentation/devicetree/bindings/cpufreq/nvidia,tegra20-cpufreq.txt >>>>>> @@ -0,0 +1,38 @@ >>>>>> +Binding for NVIDIA Tegra20 CPUFreq >>>>>> +================================== >>>>>> + >>>>>> +Required properties: >>>>>> +- clocks: Must contain an entry for each entry in clock-names. >>>>>> + See ../clocks/clock-bindings.txt for details. >>>>>> +- clock-names: Must include the following entries: >>>>>> + - pll_x: main-parent for CPU clock, must be the first entry >>>>>> + - backup: intermediate-parent for CPU clock >>>>>> + - cpu: the CPU clock >>>>> >>>>> Is it likely that 'backup' will be anything other that pll_p? If not why >>>>> not just call it pll_p? Personally, I don't 'backup' to descriptive even >>>>> though I can see what you mean. >>>>> >>>>> I can see that you want to make this flexible, but if the likelihood is >>>>> that we will just use pll_p then I am not sure it is warranted at this >>>>> point. >>>> >>>> That won't describe HW, but software. And device tree should describe HW. >>> >>> Hmm ... well that's my point exactly. So why call it 'backup'? Sounds >>> like a software description to me. >> >> Because HW is designed the way that CPU parent need to be switched to the backup clock source while main clock changes its rate. HW also allow to select among different parents, pll_p is one of those parents. > > Yes that part is understood. I am just splitting hairs over the actual > name. We do the same for tegra124 but we just call it 'pll_p'. See ... > > Documentation/devicetree/bindings/cpufreq/nvidia,tegra124-cpufreq.txt tegra124-cpufreq choose to hardwire to the pll_p, but it could be other clocks. Technically abstracting backup clock should be more correct, but result is the same in the end.