Received: by 2002:ac0:a582:0:0:0:0:0 with SMTP id m2-v6csp1339223imm; Wed, 17 Oct 2018 18:27:34 -0700 (PDT) X-Google-Smtp-Source: ACcGV63SOSWh0d+QLqz0PRF/bqwKRRx/Q2bIAhJGTZykHOM7M5c5Ngd0EJx7h5FCdeKN0Dl3hbqd X-Received: by 2002:a63:dd58:: with SMTP id g24-v6mr26044367pgj.86.1539826054870; Wed, 17 Oct 2018 18:27:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1539826054; cv=none; d=google.com; s=arc-20160816; b=zrZMaQPmohRzNLkxwFiVcT+EU+91CPP3tjmiBfnkkYCUZjN1MBDMTOSs98GdbtR7/y Pyffz4qsaCdZ5I8ss+9uoWawfZfuM1ozEZJoqK52d7GfxTTR3o7rfbs6AT1vfcbohk34 o5tvyn9WgRilSv/cv+JVMvWMpR5b6OUKVI8qkQ6OT4BXjiStDvGExJLbQ0VyYfPqyitu 3Wp+vUHFVG3LOuyhwMd2MgkInyB9kpXU7ZBA/+ObP2Z7OEUYfpIx59hBVjsj6uXX9Vlj hR6XFzohnFn94MhAMCO2V7Nyv+/aVfD/aFuv3R2iYygVMTaE71kzWuUrbAv30KGtsNNd esfQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:content-transfer-encoding :references:in-reply-to:date:cc:to:from:subject:message-id; bh=AH866OvvK5elvFvQnMY3Rw2b+fNA4NiUZ1T5SyhyauQ=; b=XqbdICCH4CiM1FgtahC54Rzy+z7ZDGv6jhMnPYjzxuMIrnljeZJQt1Bg2Uup048smX AUy5CHTTBtNWgSEOSx/Pbx9TZwUw/K3ObGvrNL+hlF8goKLAKFVxTFI789MjGTXCszc2 AxKq2xrvSh2pgbPCbL9ygkVtEnuEMUgBOkW3WrI8DCvkRV/U4JpFLSZlSXqPlAYYmjm6 cMEga2GeApnis18OL5e71M9LgCb7052oHhR9qz6CeBkKyuDG0RGnzpaCd+51nQSS56Iy SLwaFyMrul6omTjQyxtYwS/y/WRV7b+oNK9Ygo/cH84lRKTXdzbDNDgSTBg0N2GBR18U E+7w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d16-v6si19186190pfj.251.2018.10.17.18.27.18; Wed, 17 Oct 2018 18:27:34 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727464AbeJRJY7 (ORCPT + 99 others); Thu, 18 Oct 2018 05:24:59 -0400 Received: from Mailgw01.mediatek.com ([1.203.163.78]:53771 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1726943AbeJRJY7 (ORCPT ); Thu, 18 Oct 2018 05:24:59 -0400 X-UUID: f8d66faec2884058b7f904e2b72a65c3-20181018 X-UUID: f8d66faec2884058b7f904e2b72a65c3-20181018 Received: from mtkcas35.mediatek.inc [(172.27.4.250)] by mailgw01.mediatek.com (envelope-from ) (mailgw01.mediatek.com ESMTP with TLS) with ESMTP id 2104160628; Thu, 18 Oct 2018 09:26:27 +0800 Received: from MTKCAS36.mediatek.inc (172.27.4.186) by MTKMBS31N2.mediatek.inc (172.27.4.87) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Thu, 18 Oct 2018 09:26:25 +0800 Received: from [10.17.3.153] (10.17.3.153) by MTKCAS36.mediatek.inc (172.27.4.170) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Thu, 18 Oct 2018 09:26:24 +0800 Message-ID: <1539825984.11281.9.camel@mhfsdcap03> Subject: Re: [PATCH v8 0/9] PCI: mediatek: fixup find_port, enable_msi and add PM, module support From: Honghui Zhang To: Lorenzo Pieralisi CC: , , , , , , , , , , , , , , , Date: Thu, 18 Oct 2018 09:26:24 +0800 In-Reply-To: <20181017151954.GA9374@e107981-ln.cambridge.arm.com> References: <1539590940-13355-1-git-send-email-honghui.zhang@mediatek.com> <20181017151954.GA9374@e107981-ln.cambridge.arm.com> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.2.3-0ubuntu6 Content-Transfer-Encoding: 7bit MIME-Version: 1.0 X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, 2018-10-17 at 16:19 +0100, Lorenzo Pieralisi wrote: > On Mon, Oct 15, 2018 at 04:08:51PM +0800, honghui.zhang@mediatek.com wrote: > > From: Honghui Zhang > > > > This patchset includes misc patchs: > > > > The patch 1 fixup the mtk_pcie_find_port logic which will cause system > > could not touch the EP's configuration space that connected to PCIe slot 1. > > > > The patch 2 fixup the class type for MT7622. > > The patch 6 fixup the enable msi logic, the operation to enable MSI > > should be after system clock is enabled. Call mtk_pcie_enable_msi in > > mtk_pcie_startup_port_v2 since the clock was all enabled at that time. > > > > The patch 7 was rebased and refactor of the v4 patch[1], changes are: > > -Add PM support for MT7622. > > -Using mtk_pcie_enable_port to re-establish the link when resumed. > > -Rebased on this patchset. > > > > The patch 9 add loadable kernel module support. > > > > [1] https://patchwork.kernel.org/patch/10479079 > > I have pushed out (after basically rewriting all commit logs and > squashing two patches) this version of the patchset to my pci/mediatek > branch for v4.20, keeping in mind that you must follow-up with Bjorn on > this patch: Thanks for your great help with this serial. > > https://patchwork.ozlabs.org/patch/984668/ > > that we shall still consider for v4.21. > > Lorenzo > > > Change since v7: > > - Add Acked-by tags from Ryder Lee. > > - Add Fix tags for patch 2(Fix calss type for MT7622 as PCI_CLASS_BRIDGE_PCI) > > and patch 6(Fixup enable MSI logic by enable MSI after clock enabled) > > > > Change since v6: > > - Remove the pci_unmap_iospace when remove the device since the > > devm_pci_remap_iospace is an devm_ version. > > - Commit message changed for patch 2(Fix class type for MT7622 as PCI_CLASS_BRIDGE_PCI). > > - Capitilizing "MSI" and "PM" in the patch title. > > > > Change since v5: > > - A bit improvement of mtk_pcie_find_port suggest by Lorenzo. > > MSI after clock enabled). > > - Add Acked-by tags from Ryder. > > > > Change since v4: > > - Add patch 2 to fixup class type for MT7622. > > - Add patch 3 to remove the redundant dev->pm_domain check > > - Add patch 4 to covert to use pci_host_probe > > - Add patch 5 to re-arrange the function define, this is a prepare patch for > > fixup the enable_msi logic, no functional changed have been made by this one. > > - Add patch 8 to save the GIC IRQ in mtk_pcie_port as a prepare patch for tear > > down the irq when remove the kernel module. > > - Re-arrange the find_port flow suggest by Lorenzo to make the code parse easier > > for the patch 1. > > - Remove the .pm_support in mtk_pcie_soc in patch 7 since if system pm was not > > supported, then those pm callbacks will never be executed for MT7622. So the > > .pm_support is not needed. > > > > Change since v3: > > - Remove pm_runtime_XXX ops in suspend and resume callbacks in the third patch. > > - Rebase to 4.19-rc1. > > > > Change since v2: > > - Fix the list_for_each_entry_safe parameter error. > > - Add Ryder's Acked-by flag. > > > > Change since v1: > > - A bit of code refact of the first patch suggested by Andy Shevchenko, and > > commit message updated. > > > > Honghui Zhang (9): > > PCI: mediatek: Using slot's devfn for compare to fix > > mtk_pcie_find_port logic > > PCI: mediatek: Fix class type for MT7622 as PCI_CLASS_BRIDGE_PCI > > PCI: mediatek: Remove the redundant dev->pm_domain check > > PCI: mediatek: Convert to use pci_host_probe() > > PCI: mediatek: Move the mtk_pcie_startup_port_v2 function's define > > after mtk_pcie_setup_irq > > PCI: mediatek: Fixup enable MSI logic by enable MSI after clock > > enabled > > PCI: mediatek: Add system PM support for MT2712 and MT7622 > > PCI: mediatek: Save the GIC IRQ in mtk_pcie_port > > PCI: mediatek: Add loadable kernel module support > > > > drivers/pci/controller/Kconfig | 2 +- > > drivers/pci/controller/pcie-mediatek.c | 319 +++++++++++++++++++++------------ > > 2 files changed, 204 insertions(+), 117 deletions(-) > > > > -- > > 2.6.4 > >