Received: by 2002:ac0:a582:0:0:0:0:0 with SMTP id m2-v6csp2078302imm; Thu, 18 Oct 2018 08:43:31 -0700 (PDT) X-Google-Smtp-Source: ACcGV60cToNmxuV43g1x8P8nLadqqSf1M0IDoKM4J8IGISrOynp32J8b2YfrJBT3WrmZzMQGj4ZP X-Received: by 2002:a65:4d03:: with SMTP id i3-v6mr29064033pgt.239.1539877410952; Thu, 18 Oct 2018 08:43:30 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1539877410; cv=none; d=google.com; s=arc-20160816; b=sZwwmYU6quhVMbcgPbhZ9Pst2OD5GFOHTTx5YvwftxjyKaust5z3TU+ymA5TKyux5m 9RUo9Bwt0vO7nLG6M+AzeIfDl0XMmlJX5Mxjlk3piyGuC78eDPPhmB92BcP6QJAKU7nR q6h1rgO652M3SzL6MrTspoVamKjADWvVgBzzNxGDHzD7SRjolw3DywFEq1EP27Ja2nXI 8rMX2s3Oa0ZEIVdPBPXwSExjQb1+Esh+lBGhDKqDGwypOQFLaCzfJU4jYTHuGZNQyc09 hrCvxZTLjszP8A9iha+MxL28jFQoOw8wD4T2V+zc1nl1GL8j97IVovsyTOckcX9dt7SM yqGw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=SeWuOChOhwoXkaqqWM0kVgRIDhpb3mdaOvWn73fk0cQ=; b=QtnFsTtGGq9EbWIwznh3R5FpfRR98jJVrYiHA+K62onlDieX4nsaf6UEL+zROhJO9H s3MApYthRLS6x8rexcM2oaNWNS/f9LaklCR10gkypxzFh0EuWwU1IxEgggqk9fcOy8ew H2yRns1cfZI8VbPYff02St7/tDJf5zZ10+gZjR9ytQfQPnrnya/Yj135QSQHLRIKx4Ka IwvsQlmRPCHoKAqyrrB9MmVmijvS8gtZhPK+50cSK+qy5psc5Sz599GJxNf2vSUke+0S Tr4p18998oVZrJSYB5ZrjrqT55G+VWPIIO1mSP2I/uU2098CncDGHObjQV5wL+vdA4OQ b3Jw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=fHDsGnUQ; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id s86-v6si20634023pfa.71.2018.10.18.08.43.15; Thu, 18 Oct 2018 08:43:30 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=fHDsGnUQ; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728458AbeJRXoL (ORCPT + 99 others); Thu, 18 Oct 2018 19:44:11 -0400 Received: from lelv0143.ext.ti.com ([198.47.23.248]:32768 "EHLO lelv0143.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727598AbeJRXoL (ORCPT ); Thu, 18 Oct 2018 19:44:11 -0400 Received: from dflxv15.itg.ti.com ([128.247.5.124]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id w9IFeUg4067077; Thu, 18 Oct 2018 10:40:30 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1539877230; bh=SeWuOChOhwoXkaqqWM0kVgRIDhpb3mdaOvWn73fk0cQ=; h=From:To:CC:Subject:Date; b=fHDsGnUQOZxf+nHmh3O8OQFzhMzVndyTzl8fDzKST3cFEpHYphIgsHbWHOlBbQ4It mkes2AH7YFHHZFkLchU3v8ktu7/Sx1lO+rYHdIn13kMBgCwxbJTpu0mCb0AGYQf0CU 0bxjHaWMT4kNG2G6yGPA9VM4ewmaujgjfij/Vx3w= Received: from DFLE103.ent.ti.com (dfle103.ent.ti.com [10.64.6.24]) by dflxv15.itg.ti.com (8.14.3/8.13.8) with ESMTP id w9IFeUb8016487; Thu, 18 Oct 2018 10:40:30 -0500 Received: from DFLE115.ent.ti.com (10.64.6.36) by DFLE103.ent.ti.com (10.64.6.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1466.3; Thu, 18 Oct 2018 10:40:29 -0500 Received: from dflp32.itg.ti.com (10.64.6.15) by DFLE115.ent.ti.com (10.64.6.36) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.1466.3 via Frontend Transport; Thu, 18 Oct 2018 10:40:29 -0500 Received: from uda0131933.india.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by dflp32.itg.ti.com (8.14.3/8.13.8) with ESMTP id w9IFePOf006432; Thu, 18 Oct 2018 10:40:26 -0500 From: Lokesh Vutla To: Nishanth Menon , Santosh Shilimkar , Rob Herring , , , CC: Linux ARM Mailing List , , Tero Kristo , Sekhar Nori , Device Tree Mailing List , Grygorii Strashko , Peter Ujfalusi , Lokesh Vutla Subject: [PATCH v2 00/10] Add support for TISCI irqchip drivers Date: Thu, 18 Oct 2018 21:10:07 +0530 Message-ID: <20181018154017.7112-1-lokeshvutla@ti.com> X-Mailer: git-send-email 2.19.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org TISCI abstracts the handling of IRQ routes where interrupt sources are not directly connected to host interrupt controller. This series adds support for: - TISCI commands needed for IRQ configuration - Interrupt Router(INTR) and Interrupt Aggregator(INTA) drivers More information on TISCI IRQ management can be found here[1]. Complete TISCI resource management information can be found here[2]. AM65x SoC related TISCI information can be found here[3]. INTR and INTA related information can be found in TRM[4]. [1] http://downloads.ti.com/tisci/esd/latest/2_tisci_msgs/rm/rm_irq.html [2] http://downloads.ti.com/tisci/esd/latest/2_tisci_msgs/index.html#resource-management-rm [3] http://downloads.ti.com/tisci/esd/latest/5_soc_doc/index.html#am6-soc-family [4] http://www.ti.com/lit/pdf/spruid7 Changes since v1: - Consolidated both TISCI and irqchip drivers as suggested by Marc. - Each patch contains respective changes. Grygorii Strashko (1): firmware: ti_sci: Add support to get TISCI handle using of_phandle Lokesh Vutla (8): firmware: ti_sci: Add support for RM core ops firmware: ti_sci: Add support for IRQ management firmware: ti_sci: Add helper apis to manage resources dt-bindings: irqchip: Introduce TISCI Interrupt router bindings irqchip: ti-sci-intr: Add support for Interrupt Router driver dt-bindings: irqchip: Introduce TISCI Interrupt Aggregator bindings irqchip: ti-sci-inta: Add support for Interrupt Aggregator driver soc: ti: am6: Enable interrupt controller drivers Peter Ujfalusi (1): firmware: ti_sci: Add RM mapping table for am654 .../bindings/arm/keystone/ti,sci.txt | 3 +- .../interrupt-controller/ti,sci-inta.txt | 74 ++ .../interrupt-controller/ti,sci-intr.txt | 81 ++ MAINTAINERS | 4 + drivers/firmware/ti_sci.c | 850 ++++++++++++++++++ drivers/firmware/ti_sci.h | 102 +++ drivers/irqchip/Kconfig | 22 + drivers/irqchip/Makefile | 2 + drivers/irqchip/irq-ti-sci-inta.c | 613 +++++++++++++ drivers/irqchip/irq-ti-sci-intr.c | 302 +++++++ drivers/soc/ti/Kconfig | 3 + include/linux/irqchip/irq-ti-sci-inta.h | 35 + include/linux/soc/ti/ti_sci_protocol.h | 169 ++++ 13 files changed, 2259 insertions(+), 1 deletion(-) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/ti,sci-inta.txt create mode 100644 Documentation/devicetree/bindings/interrupt-controller/ti,sci-intr.txt create mode 100644 drivers/irqchip/irq-ti-sci-inta.c create mode 100644 drivers/irqchip/irq-ti-sci-intr.c create mode 100644 include/linux/irqchip/irq-ti-sci-inta.h -- 2.19.1