Received: by 2002:ac0:aa62:0:0:0:0:0 with SMTP id w31-v6csp567625ima; Wed, 24 Oct 2018 06:00:30 -0700 (PDT) X-Google-Smtp-Source: AJdET5euopvgvOUnQ0CpyCrr0EpUFHtv/YLnhqbrhHFqXqlRFrWGt29Ocbrtj1fXSJpOHjofzQPT X-Received: by 2002:a63:9b09:: with SMTP id r9-v6mr2439756pgd.307.1540386030609; Wed, 24 Oct 2018 06:00:30 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1540386030; cv=none; d=google.com; s=arc-20160816; b=ttt1yZf7hJjRB8f/Z2gbR+zMgrgbXFKWQ3bDf53SxwaqVms0u3FjQAVA2rLDiPjRvd Rq+XkyqyP84m2zPj6YXojQn/zosniNOUjNCCJRRLXLUPiBhw1ESS4IAmaBPyugrk5alo EMSCZGVZkgv10m/GMqNO2zxf7oyj6DyPCl3qI8p6Un64iP13X+6EmNEZ7HxxPdli4qOJ lsI72JCDj460GSkVCz313THSxyMZkFrtVZR8amSlldy7GWkRYENQN+gApw/LDDb8kgAD aYc4mAosem24KC9xg6kWxbrzaftL6zJx4fAXK83XYRpm+KHLNA5VrE1CKyt0J3FrifX4 cO2g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=lbkev8fQzVfNM/Ndmmy66JSxFmYc5uDvVif9tespCI8=; b=UburPwEU7Cxaen30u/rVGyC7+SQESHQ0aRgH8d+6LsMuVL4GFFKpwWJ0yMWy6lV5SB e1yuGmJOi47D93fwKqMzYLd5MLmYif1LnSAAB7WJFKjJAidpeB3CSCnJ7c0m0o1zwIqH tY+spkzlhmabxbtwNrSwvrIM/d0vd1eRqm6T2UGSPMCdah5magPIHryQbgSxBs8UbOpQ QgsW3X+oissWTIQ8pDRCZMM5WG9ZoOsl/a8e73GVkjdhMXHeRqr8JTe6yu6UJzAATkDQ 6fG6InVq/8c7hz+yNPCetIzK6rrlQSDclCTDjrBuaF4qXygeLWEHTB183JBeTF5L+zmV BS7Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 97-v6si4286234plc.30.2018.10.24.06.00.14; Wed, 24 Oct 2018 06:00:30 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727758AbeJXV1Q (ORCPT + 99 others); Wed, 24 Oct 2018 17:27:16 -0400 Received: from 2.mo173.mail-out.ovh.net ([178.33.251.49]:56309 "EHLO 2.mo173.mail-out.ovh.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727411AbeJXV1P (ORCPT ); Wed, 24 Oct 2018 17:27:15 -0400 X-Greylist: delayed 602 seconds by postgrey-1.27 at vger.kernel.org; Wed, 24 Oct 2018 17:27:13 EDT Received: from player759.ha.ovh.net (unknown [10.109.143.18]) by mo173.mail-out.ovh.net (Postfix) with ESMTP id AB8D2DF591 for ; Wed, 24 Oct 2018 14:42:25 +0200 (CEST) Received: from localhost.localdomain (22.220.201.77.rev.sfr.net [77.201.220.22]) (Authenticated sender: sebastien.szymanski@armadeus.com) by player759.ha.ovh.net (Postfix) with ESMTPSA id 1DA1E6400DE; Wed, 24 Oct 2018 14:42:11 +0200 (CEST) From: =?UTF-8?q?S=C3=A9bastien=20Szymanski?= To: Thierry Reding , David Airlie , Rob Herring , Mark Rutland , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , NXP Linux Team Cc: dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, =?UTF-8?q?S=C3=A9bastien=20Szymanski?= Subject: [RESEND PATCH 1/2] drm/panel: Add support for Armadeus ST0700 Adapt Date: Wed, 24 Oct 2018 14:54:56 +0200 Message-Id: <20181024125457.25204-1-sebastien.szymanski@armadeus.com> X-Mailer: git-send-email 2.16.4 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-Ovh-Tracer-Id: 7543810852919334021 X-VR-SPAMSTATE: OK X-VR-SPAMSCORE: -100 X-VR-SPAMCAUSE: gggruggvucftvghtrhhoucdtuddrgedtkedrgeejgdehgecutefuodetggdotefrodftvfcurfhrohhfihhlvgemucfqggfjpdevjffgvefmvefgnecuuegrihhlohhuthemucehtddtnecusecvtfgvtghiphhivghnthhsucdlqddutddtmd Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch adds support for the Armadeus ST0700 Adapt. It comes with a Santek ST0700I5Y-RBSLW 7.0" WVGA (800x480) TFT and an adapter board so that it can be connected on the TFT header of Armadeus Dev boards. Signed-off-by: Sébastien Szymanski --- .../display/panel/armadeus,st0700-adapt.txt | 9 +++++++ drivers/gpu/drm/panel/panel-simple.c | 29 ++++++++++++++++++++++ 2 files changed, 38 insertions(+) create mode 100644 Documentation/devicetree/bindings/display/panel/armadeus,st0700-adapt.txt diff --git a/Documentation/devicetree/bindings/display/panel/armadeus,st0700-adapt.txt b/Documentation/devicetree/bindings/display/panel/armadeus,st0700-adapt.txt new file mode 100644 index 000000000000..a30d63db3c8f --- /dev/null +++ b/Documentation/devicetree/bindings/display/panel/armadeus,st0700-adapt.txt @@ -0,0 +1,9 @@ +Armadeus ST0700 Adapt. A Santek ST0700I5Y-RBSLW 7.0" WVGA (800x480) TFT with +an adapter board. + +Required properties: +- compatible: "armadeus,st0700-adapt" +- power-supply: see panel-common.txt + +Optional properties: +- backlight: see panel-common.txt diff --git a/drivers/gpu/drm/panel/panel-simple.c b/drivers/gpu/drm/panel/panel-simple.c index 97964f7f2ace..e96df00a1c00 100644 --- a/drivers/gpu/drm/panel/panel-simple.c +++ b/drivers/gpu/drm/panel/panel-simple.c @@ -436,6 +436,32 @@ static const struct panel_desc ampire_am800480r3tmqwa1h = { .bus_format = MEDIA_BUS_FMT_RGB666_1X18, }; +static const struct display_timing santek_st0700i5y_rbslw_f_timing = { + .pixelclock = { 26400000, 33300000, 46800000 }, + .hactive = { 800, 800, 800 }, + .hfront_porch = { 16, 210, 354 }, + .hback_porch = { 45, 36, 6 }, + .hsync_len = { 1, 10, 40 }, + .vactive = { 480, 480, 480 }, + .vfront_porch = { 7, 22, 147 }, + .vback_porch = { 22, 13, 3 }, + .vsync_len = { 1, 10, 20 }, + .flags = DISPLAY_FLAGS_HSYNC_LOW | DISPLAY_FLAGS_VSYNC_LOW | + DISPLAY_FLAGS_DE_HIGH | DISPLAY_FLAGS_PIXDATA_POSEDGE +}; + +static const struct panel_desc armadeus_st0700_adapt = { + .timings = &santek_st0700i5y_rbslw_f_timing, + .num_timings = 1, + .bpc = 6, + .size = { + .width = 154, + .height = 86, + }, + .bus_format = MEDIA_BUS_FMT_RGB666_1X18, + .bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_POSEDGE, +}; + static const struct drm_display_mode auo_b101aw03_mode = { .clock = 51450, .hdisplay = 1024, @@ -2330,6 +2356,9 @@ static const struct of_device_id platform_of_match[] = { }, { .compatible = "ampire,am800480r3tmqwa1h", .data = &ire_am800480r3tmqwa1h, + }, { + .compatible = "armadeus,st0700-adapt", + .data = &armadeus_st0700_adapt, }, { .compatible = "auo,b101aw03", .data = &auo_b101aw03, -- 2.16.4