Received: by 2002:ac0:aa62:0:0:0:0:0 with SMTP id w31-v6csp1642499ima; Thu, 25 Oct 2018 02:30:15 -0700 (PDT) X-Google-Smtp-Source: AJdET5ffsgivrnhJwUcPevJPtT6jehimB1U1F3zUdmyqnD/HWJ4VcpXtmXliP5h9knNBd1/Tn8aJ X-Received: by 2002:a63:50b:: with SMTP id 11mr709153pgf.411.1540459815200; Thu, 25 Oct 2018 02:30:15 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1540459815; cv=none; d=google.com; s=arc-20160816; b=G/L4mohe5LcGqAez76HlUIkRJIxzUqrsNaB7eyW/oRa/dzTtq4dsG6MxL6XKZoKqkl Jcby8y2e7FfeAg/y5W0upxO5xSCZ2aSgSkTlsrKILgN24ZeH3heIGIdOqIBTDsFU4mYZ otSey/+e3rPKBAJvJ2ySQ/yJuq6uCrm8wval/vfC2hmrZ6fPDdOM95YON1HzoeXmaovs vJBJ162MiwA3mNOEzMvUG2bDyPqyzvcEG/Jf+4ezj17ue9qtYNAlxpPDYWbh0nO9yH7H t6jQwRG94GxWTM6LYW0cLri0Po9uh45tzgi/Czwd3vZHp4iPBhYner/EQo5d+GZAaBu3 lz4w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=DqfxWhOIx3nrw+iXbruGPCDaNdLvzdmTrY24mq+Om7w=; b=ivuKEReJhM8VHbKgxOp/A5BN831BhVCuME9L/clUCnazx3hvTP++bTbgM1mnD9hxEJ QFvL2k7lHtBmAeFHe9gcJyQbU6R2ZVPW7vsYfXgENp0awRl70lcGdxx9VBWU6SFOw3dj 9VjaT5fZo8Dl3yL+glXiXofTU0lr+Vg+2IBeYo+EeRK2qiTWVkp23IRERlUueBSaAfPO Tb2PAWF2o/5ca26GlKn9Dnd00MKq7wHw/wH8kfh2FcjAaddikjoax2nokoAEErO7JkpE Un80cOI/N93aXSdnHtNZ7QO56vBg3aZHqyf58YcdvQli80rln3MW20x1KPKZTDoumM8u PS/A== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=cirrus.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id q10-v6si6954798pls.344.2018.10.25.02.29.58; Thu, 25 Oct 2018 02:30:15 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=cirrus.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726900AbeJYSAV (ORCPT + 99 others); Thu, 25 Oct 2018 14:00:21 -0400 Received: from mx0a-001ae601.pphosted.com ([67.231.149.25]:46320 "EHLO mx0b-001ae601.pphosted.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1726674AbeJYSAU (ORCPT ); Thu, 25 Oct 2018 14:00:20 -0400 Received: from pps.filterd (m0077473.ppops.net [127.0.0.1]) by mx0a-001ae601.pphosted.com (8.16.0.23/8.16.0.23) with SMTP id w9P9O97R000868; Thu, 25 Oct 2018 04:28:19 -0500 Authentication-Results: ppops.net; spf=none smtp.mailfrom=rf@opensource.cirrus.com Received: from mail1.cirrus.com (mail1.cirrus.com [141.131.3.20]) by mx0a-001ae601.pphosted.com with ESMTP id 2n81s36jvc-1; Thu, 25 Oct 2018 04:28:18 -0500 Received: from EX17.ad.cirrus.com (unknown [172.20.9.81]) by mail1.cirrus.com (Postfix) with ESMTP id 2863D611C8AA; Thu, 25 Oct 2018 04:28:18 -0500 (CDT) Received: from imbe.wolfsonmicro.main (198.61.95.81) by EX17.ad.cirrus.com (172.20.9.81) with Microsoft SMTP Server id 14.3.408.0; Thu, 25 Oct 2018 10:28:17 +0100 Received: from [198.90.251.121] (edi-sw-dsktp006.ad.cirrus.com [198.90.251.121]) by imbe.wolfsonmicro.main (8.14.4/8.14.4) with ESMTP id w9P9SG6a021747; Thu, 25 Oct 2018 10:28:16 +0100 Subject: Re: [PATCH v2 2/5] mfd: lochnagar: Add support for the Cirrus Logic Lochnagar To: Charles Keepax , Lee Jones CC: , , , , , , , , , , , References: <20181008132542.19775-1-ckeepax@opensource.cirrus.com> <20181008132542.19775-2-ckeepax@opensource.cirrus.com> <20181025074459.GF4939@dell> <20181025082621.GD16508@imbe.wolfsonmicro.main> From: Richard Fitzgerald Message-ID: Date: Thu, 25 Oct 2018 10:28:16 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.8.0 MIME-Version: 1.0 In-Reply-To: <20181025082621.GD16508@imbe.wolfsonmicro.main> Content-Type: text/plain; charset="utf-8"; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit X-Proofpoint-Spam-Details: rule=notspam policy=default score=0 priorityscore=1501 malwarescore=0 suspectscore=0 phishscore=0 bulkscore=0 spamscore=0 clxscore=1015 lowpriorityscore=0 mlxscore=0 impostorscore=0 mlxlogscore=999 adultscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.0.1-1807170000 definitions=main-1810250086 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 25/10/18 09:26, Charles Keepax wrote: > On Thu, Oct 25, 2018 at 08:44:59AM +0100, Lee Jones wrote: >> On Mon, 08 Oct 2018, Charles Keepax wrote: >>> From: Charles Keepax >>> +static const struct reg_default lochnagar1_reg_defaults[] = { >>> + { LOCHNAGAR1_CDC_AIF1_SEL, 0x00 }, >>> + { LOCHNAGAR1_CDC_AIF2_SEL, 0x00 }, > ... >>> + { LOCHNAGAR1_LED1, 0x00 }, >>> + { LOCHNAGAR1_LED2, 0x00 }, >>> + { LOCHNAGAR1_I2C_CTRL, 0x01 }, >>> +}; >> >> Why do you need to specify each register value? >> > > The way regmap operates it needs to know the starting value of > each register. It will use this to initialise the cache and to > determine if writes need to actually update the hardware on > cache_syncs after devices have been powered back up. > >>> +static const struct reg_sequence lochnagar1_patch[] = { >>> + { 0x40, 0x0083 }, >>> + { 0x46, 0x0001 }, >>> + { 0x47, 0x0018 }, >>> + { 0x50, 0x0000 }, >>> +}; >> >> I'm really not a fan of these so call 'patches'. >> >> Can't you set the registers up proper way? >> > > I will see if we could move any out of here or define any of the > registers but as we have discussed before it is not always possible. > Also patches generally come out of hardware tuning/qualification/tools as this list of address,value. So it's easy for people to dump an update into the driver as a trivial copy-paste but more work if they have to reverse-engineer the patch list from hardware/datasheet into what each line "means" and then find the relevant lines of code to change. It's also much easier to answer the question "Have these hardware patches been applied to the driver?" if we have them in the original documented format. It just makes people's lives more difficult if they have to search around the code to try to find something that looks like the originally specified patch list. We don't use them just as a lazy way to setup some registers. >>> +static bool lochnagar2_readable_register(struct device *dev, unsigned int reg) >>> +{ >>> + switch (reg) { >>> + case LOCHNAGAR_SOFTWARE_RESET: >>> + case LOCHNAGAR_FIRMWARE_ID1: >>> + case LOCHNAGAR_FIRMWARE_ID2: > ... >>> + case LOCHNAGAR2_MICVDD_CTRL2: >>> + case LOCHNAGAR2_VDDCORE_CDC_CTRL1: >>> + case LOCHNAGAR2_VDDCORE_CDC_CTRL2: >>> + case LOCHNAGAR2_SOUNDCARD_AIF_CTRL: >>> + return true; >>> + default: >>> + return false; >>> + } >>> +} >>> + >>> +static bool lochnagar2_volatile_register(struct device *dev, unsigned int reg) >>> +{ >>> + switch (reg) { >>> + case LOCHNAGAR2_GPIO_CHANNEL1: >>> + case LOCHNAGAR2_GPIO_CHANNEL2: >>> + case LOCHNAGAR2_GPIO_CHANNEL3: > ... >>> + case LOCHNAGAR2_GPIO_CHANNEL13: >>> + case LOCHNAGAR2_GPIO_CHANNEL14: >>> + case LOCHNAGAR2_GPIO_CHANNEL15: >>> + case LOCHNAGAR2_GPIO_CHANNEL16: >>> + case LOCHNAGAR2_ANALOGUE_PATH_CTRL1: >>> + return true; >>> + default: >>> + return false; >>> + } >>> +} >> >> This is getting silly now. Can't you use ranges? >> > > I can if you feel strongly about it? But it does make the drivers > much more error prone and significantly more annoying to work > with. I find it is really common to be checking that a register > is handled correctly through the regmap callbacks and it is nice > to just be able to grep for that. Obviously this won't work for > all devices/regmaps as well since many will not have consecutive > addresses on registers, for example having multi-byte registers > that are byte addressed. > > How far would you like me to take this as well? Is it just the > numeric registers you want ranges for ie. > > LOCHNAGAR2_GPIO_CHANNEL1...LOCHNAGAR_GPIO_CHANNEL16 > > Or is it all consecutive registers even if they are unrelated > (exmaple is probably not accurate as I haven't checked the > addresses): > > LOCHNAGAR2_GPIO_CHANNEL1...LOCHNAGAR2_ANALOGURE_PATH_CTRL1 > > I don't mind the first at all but the second is getting really > horrible in my opinion. > >>> +static const struct reg_default lochnagar2_reg_defaults[] = { >>> + { LOCHNAGAR2_CDC_AIF1_CTRL, 0x0000 }, >>> + { LOCHNAGAR2_CDC_AIF2_CTRL, 0x0000 }, >>> + { LOCHNAGAR2_CDC_AIF3_CTRL, 0x0000 }, >>> + { LOCHNAGAR2_DSP_AIF1_CTRL, 0x0000 }, > ... >>> + { LOCHNAGAR2_MINICARD_RESETS, 0x0000 }, >>> + { LOCHNAGAR2_ANALOGUE_PATH_CTRL2, 0x0000 }, >>> + { LOCHNAGAR2_COMMS_CTRL4, 0x0001 }, >>> + { LOCHNAGAR2_SPDIF_CTRL, 0x0008 }, >>> + { LOCHNAGAR2_POWER_CTRL, 0x0001 }, >>> + { LOCHNAGAR2_SOUNDCARD_AIF_CTRL, 0x0000 }, >>> +}; >> >> OMG! Vile, vile vile! >> > > I really feel this isn't the driver you are objecting to as such > but the way regmap operates and also we seem to always have the same > discussions around regmap every time we push a driver. Is there > any way me, you and Mark could hash this out and find out a way to > handle regmaps that is acceptable to you? I don't suppose you are > in Edinburgh at the moment for ELCE? > I suppose if Mark was willing to promote the regmap drivers to be a top-level subsystem that could contain the regmap definitions of devices then we could dump our regmap definitions in there, where Mark can review it as he's familiar with regmap and the chips and the reasons why things are done the way they are, rather than Lee having to stress about it every time we need to create an MFD device that uses regmap. Though that would make the initialization of an MFD rather awkward with the code required to init the MFD it not actually being in the MFD tree. >>> + /* Wait for Lochnagar to boot */ >>> + ret = lochnagar_wait_for_boot(lochnagar->regmap, &val); >>> + if (ret < 0) { >>> + dev_err(dev, "Failed to read device ID: %d\n", ret); >> >> Eh? >> >> So you read the LOCHNAGAR_SOFTWARE_RESET register and out pops the >> device/revision IDs? That's just random! > > I shall let the hardware guys know you don't approve of their > life choices :-) and add some comments to the code. > >>> + ret = devm_of_platform_populate(dev); >>> + if (ret < 0) { >>> + dev_err(dev, "Failed to populate child nodes: %d\n", ret); >>> + return ret; >>> + } >> >> Please do not mix OF and MFD device registration strategies. >> >> Pick one and register all devices through your chosen method. >> > > Hmmm we use this to do things like register some fixed regulators > and clocks that don't need any control but do need to be associated > with the device. I could do that through the MFD although it is in > direct conflict with the feedback on the clock patches I received > to move the fixed clocks into devicetree rather than registering > them manually (see v2 of the patch chain). > > I will have a look see if I can find any ideas that will make > everyone happy but we might need to discuss with Mark and the > clock guys. > >>> + .probe_new = lochnagar_i2c_probe, >> >> Hasn't this been replaced yet? >> > > I will check, the patchset has been around internally for a while > so it is possible this is no longer needed. > >>> +#ifndef CIRRUS_LOCHNAGAR_H >>> +#define CIRRUS_LOCHNAGAR_H >>> + >>> +#include "lochnagar1_regs.h" >>> +#include "lochnagar2_regs.h" >> >> Why are you including these here? >> > > It is just a convenience so the drivers only need to include > lochnagar.h rather than including all three headers manually. > >>> diff --git a/include/linux/mfd/lochnagar1_regs.h b/include/linux/mfd/lochnagar1_regs.h >>> diff --git a/include/linux/mfd/lochnagar2_regs.h b/include/linux/mfd/lochnagar2_regs.h >> >> So Lochnagar 1 and 2 are completely different devices? >> >> What do they do? >> > > Completely different devices is a bit strong, they are different > versions of the same system. They have quite different register > maps but provide very similar functionality. > The register maps are different partly because some silicon used on the V1 is no longer manufactured and partly because some silicon added in V2 didn't fit into the older register map. > All the other comments I will get fixed up for the next spin of > the patches. > > Thanks, > Charles >