Received: by 2002:ac0:aa62:0:0:0:0:0 with SMTP id w31-v6csp461864ima; Fri, 26 Oct 2018 00:52:33 -0700 (PDT) X-Google-Smtp-Source: AJdET5cBrAmGtZYCGfHF62f6Q/G9LIPEuza/Qz1U1j0vm52z29SjU2GTg61XBN/YCqzXm5yx7Txw X-Received: by 2002:a62:e0dd:: with SMTP id d90-v6mr2562525pfm.214.1540540353512; Fri, 26 Oct 2018 00:52:33 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1540540353; cv=none; d=google.com; s=arc-20160816; b=GucwoZhR5tU/umOwMfaxlWX/Z5WY7KdhVTulV9lzl0TEDxovRd359kCpc5I6c+tJyL b+8Rm5RHzZcrrC3FNx24LBJrVbCXW0Dtj3wK4N7LG245YwBfj2MNh8YstX1ySKV2xZLF YFIfJWq0Rej9K56VowpZlPlr/TNsAuecqPz5GPTYQPranr6MWwZQuYnLJiblfRtsdZjV 4Y6sONqCDlWXhXzLj0ILYwJFRLNehL63UU+e6Ge7N9qVgdWomNqq047BorhBai7kvS4E 2wV1fNOt3UJtB7v6v4UzA1gdcq1mB5cJXudlv6GfZlu/0KNQdwbFXAZWCT3e+aTZ40WV jXyA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from; bh=qqBU8bx1sU4MFvGV6JoYfaxcnjjNMgYGrsnexNB6pYk=; b=vLDE62Y58sT6zQLkLOmHJEn+fiGQcO3mT13z2d8no7oloRS9M73ToPh8tMfD8hKSaJ JA5IB54LnrV65SMsBvRKBMCuofzc0+TV5/U+1tdJctArWUbCFVCqkxNlAuqjOhZGsFZ4 9nEKxptyQTA8Gdkk+Pmlk9AmGPViVxqYm21c64FZmLn7wQ65L+f8TfuTuVemCafTG1kY LbZk7KS0O20Ip8rdQea3MmYkHokjs0cBQIn6xZcbZi3HpM6/lftCAZHxXRlQv9TPnNES 7Awlb7vWbgFeH3heX6GXAH3GUUohpbJGvmmNfAuTh/4/WHlkFPzeTZuF3giiJuX9RbYu DqHA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 6-v6si9964792plb.230.2018.10.26.00.52.18; Fri, 26 Oct 2018 00:52:33 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726772AbeJZQ1h (ORCPT + 99 others); Fri, 26 Oct 2018 12:27:37 -0400 Received: from szxga07-in.huawei.com ([45.249.212.35]:51618 "EHLO huawei.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1725907AbeJZQ1h (ORCPT ); Fri, 26 Oct 2018 12:27:37 -0400 Received: from DGGEMS408-HUB.china.huawei.com (unknown [172.30.72.60]) by Forcepoint Email with ESMTP id 99CFFCE03FEB3; Fri, 26 Oct 2018 15:51:34 +0800 (CST) Received: from localhost (10.177.19.219) by DGGEMS408-HUB.china.huawei.com (10.3.19.208) with Microsoft SMTP Server id 14.3.408.0; Fri, 26 Oct 2018 15:51:27 +0800 From: Yang Yingliang To: , CC: , , , Subject: [PATCH v2 4/4] dt-bindings/irqchip/mbigen: add example of MBIGEN generate SPIs Date: Fri, 26 Oct 2018 15:51:20 +0800 Message-ID: <1540540280-26612-5-git-send-email-yangyingliang@huawei.com> X-Mailer: git-send-email 1.9.5.msysgit.1 In-Reply-To: <1540540280-26612-1-git-send-email-yangyingliang@huawei.com> References: <1540540280-26612-1-git-send-email-yangyingliang@huawei.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.177.19.219] X-CFilter-Loop: Reflected Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Now MBIGEN can support to generate SPIs by writing GICD_SETSPIR. Add dt example to help document. Signed-off-by: Yang Yingliang --- .../interrupt-controller/hisilicon,mbigen-v2.txt | 17 ++++++++++++++++- 1 file changed, 16 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/interrupt-controller/hisilicon,mbigen-v2.txt b/Documentation/devicetree/bindings/interrupt-controller/hisilicon,mbigen-v2.txt index a6813a0..298c033 100644 --- a/Documentation/devicetree/bindings/interrupt-controller/hisilicon,mbigen-v2.txt +++ b/Documentation/devicetree/bindings/interrupt-controller/hisilicon,mbigen-v2.txt @@ -10,7 +10,7 @@ Hisilicon designed mbigen to collect and generate interrupt. Non-pci devices can connect to mbigen and generate the -interrupt by writing ITS register. +interrupt by writing GICD or ITS register. The mbigen chip and devices connect to mbigen have the following properties: @@ -64,6 +64,13 @@ Examples: num-pins = <2>; #interrupt-cells = <2>; }; + + mbigen_spi_example:spi_example { + interrupt-controller; + msi-parent = <&gic>; + num-pins = <2>; + #interrupt-cells = <2>; + }; }; Devices connect to mbigen required properties: @@ -82,3 +89,11 @@ Examples: interrupts = <656 1>, <657 1>; }; + + spi_example: spi0@0 { + compatible = "spi,example"; + reg = <0 0 0 0>; + interrupt-parent = <&mbigen_spi_example>; + interrupts = <13 4>, + <14 4>; + }; -- 1.8.3