Received: by 2002:ac0:98c7:0:0:0:0:0 with SMTP id g7-v6csp5733519imd; Wed, 31 Oct 2018 00:51:01 -0700 (PDT) X-Google-Smtp-Source: AJdET5d+FwVecME5Adh/ZWkd/tnuxUzFyoRfY6BtDLn12tOJGP5gCMl09nIIwYDoI66qI51T9/0i X-Received: by 2002:a17:902:e005:: with SMTP id ca5-v6mr2155393plb.195.1540972261204; Wed, 31 Oct 2018 00:51:01 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1540972261; cv=none; d=google.com; s=arc-20160816; b=L8xXAKE1Dx4GBslpPq51d7WSy/o5BDk3t4omgSXGVzh+FDQMwjk7ddng6LuNtUChvn bNNnX4jsrwrBC1/DC1LNrr/pgaxbMA0GJd747nyzVEORqyDSymHCEcxbWq9FRcxsZz05 yQdUWDb2ARVIUNKVfO83xdLCdLP0FBGrH5rhKN9UgZMuyLL43psLlC+7BGNOLrzR3FZv 94D4g2SiCPbBohN8Ho8xl5HK7igLOGGyzJ1sDFPqEGFS5jaj7AtUCcjE9KcNL5/yff2k 0oz2Lg0h++PqLuDX8cJkFP/m3A4JzwbkfODjcUBPjJVC0Chqq7QiAv0wqogAGsDzsWs/ 7APA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from; bh=2LyZ1Vrck5ITshFxTxbWCmyaLEE126e5eoH8H4pE9is=; b=IsDUEN2bysuQfyyAjUlDBSHwXcjRTgYvFjjmJRPrkA/QJDmVgNXdPKZsoPAqx5QMNG L4PeswKNjf3ozvt8eGN1LmjJlTp5KGtzBoBEtkfQrH1lp7drSkIx5+LVwBjbpa1RlyRc VY8bi7xYMcwIyvQufZGcWAwBPqciTabCozMJ3J39iG7vIMFUvDLCw98vR6ZajBllL9mY F+D5atnCLB/xpXqVHCbGeVRjBgYw3NpskC1YWz9i1jxxtCOup26/U4nnR/CP9hBwnAu4 BEobttlviZEc+KIYTGPh1tmBZpi16FU3FEX0ibaUFzAAqzCYMSmBWzYACx+tWmnKGBh6 fvpA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c4-v6si24152979plo.69.2018.10.31.00.50.46; Wed, 31 Oct 2018 00:51:01 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727420AbeJaQrZ (ORCPT + 99 others); Wed, 31 Oct 2018 12:47:25 -0400 Received: from inva021.nxp.com ([92.121.34.21]:54108 "EHLO inva021.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726336AbeJaQrZ (ORCPT ); Wed, 31 Oct 2018 12:47:25 -0400 Received: from inva021.nxp.com (localhost [127.0.0.1]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 362862000AB; Wed, 31 Oct 2018 08:50:23 +0100 (CET) Received: from invc005.ap-rdc01.nxp.com (invc005.ap-rdc01.nxp.com [165.114.16.14]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 790822000A8; Wed, 31 Oct 2018 08:50:20 +0100 (CET) Received: from titan.ap.freescale.net (TITAN.ap.freescale.net [10.192.208.233]) by invc005.ap-rdc01.nxp.com (Postfix) with ESMTP id BF7B2402C8; Wed, 31 Oct 2018 15:50:16 +0800 (SGT) From: Yuantian Tang To: mturquette@baylibre.com, sboyd@kernel.org Cc: linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, Yuantian Tang Subject: [PATCH v3] clk: qoriq: add more chips support Date: Wed, 31 Oct 2018 15:46:16 +0800 Message-Id: <20181031074616.24412-1-andy.tang@nxp.com> X-Mailer: git-send-email 2.14.1 X-Virus-Scanned: ClamAV using ClamSMTP Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add more chip-specific compatible strings to support more Socs. Signed-off-by: Yuantian Tang --- v3: - undo deleting old bindings - split dts and driver code to different patchset v2: - remove all legacy code drivers/clk/clk-qoriq.c | 11 +++++++++++ 1 files changed, 11 insertions(+), 0 deletions(-) diff --git a/drivers/clk/clk-qoriq.c b/drivers/clk/clk-qoriq.c index 4c30b6e..5baa9e0 100644 --- a/drivers/clk/clk-qoriq.c +++ b/drivers/clk/clk-qoriq.c @@ -1418,12 +1418,23 @@ static void __init clockgen_init(struct device_node *np) CLK_OF_DECLARE(qoriq_clockgen_1, "fsl,qoriq-clockgen-1.0", clockgen_init); CLK_OF_DECLARE(qoriq_clockgen_2, "fsl,qoriq-clockgen-2.0", clockgen_init); +CLK_OF_DECLARE(qoriq_clockgen_b4420, "fsl,b4420-clockgen", clockgen_init); +CLK_OF_DECLARE(qoriq_clockgen_b4860, "fsl,b4860-clockgen", clockgen_init); CLK_OF_DECLARE(qoriq_clockgen_ls1012a, "fsl,ls1012a-clockgen", clockgen_init); CLK_OF_DECLARE(qoriq_clockgen_ls1021a, "fsl,ls1021a-clockgen", clockgen_init); CLK_OF_DECLARE(qoriq_clockgen_ls1043a, "fsl,ls1043a-clockgen", clockgen_init); CLK_OF_DECLARE(qoriq_clockgen_ls1046a, "fsl,ls1046a-clockgen", clockgen_init); CLK_OF_DECLARE(qoriq_clockgen_ls1088a, "fsl,ls1088a-clockgen", clockgen_init); CLK_OF_DECLARE(qoriq_clockgen_ls2080a, "fsl,ls2080a-clockgen", clockgen_init); +CLK_OF_DECLARE(qoriq_clockgen_p2041, "fsl,p2041-clockgen", clockgen_init); +CLK_OF_DECLARE(qoriq_clockgen_p3041, "fsl,p3041-clockgen", clockgen_init); +CLK_OF_DECLARE(qoriq_clockgen_p4080, "fsl,p4080-clockgen", clockgen_init); +CLK_OF_DECLARE(qoriq_clockgen_p5020, "fsl,p5020-clockgen", clockgen_init); +CLK_OF_DECLARE(qoriq_clockgen_p5040, "fsl,p5040-clockgen", clockgen_init); +CLK_OF_DECLARE(qoriq_clockgen_t1023, "fsl,t1023-clockgen", clockgen_init); +CLK_OF_DECLARE(qoriq_clockgen_t1040, "fsl,t1040-clockgen", clockgen_init); +CLK_OF_DECLARE(qoriq_clockgen_t2080, "fsl,t2080-clockgen", clockgen_init); +CLK_OF_DECLARE(qoriq_clockgen_t4240, "fsl,t4240-clockgen", clockgen_init); /* Legacy nodes */ CLK_OF_DECLARE(qoriq_sysclk_1, "fsl,qoriq-sysclk-1.0", sysclk_init); -- 1.7.1