Received: by 2002:ac0:98c7:0:0:0:0:0 with SMTP id g7-v6csp170938imd; Wed, 31 Oct 2018 16:45:05 -0700 (PDT) X-Google-Smtp-Source: AJdET5eIGhsf0Xi9KERhLbvYRdsTw6lZjSeQovPtd3M/ZArDddaI1WCx3IX5mhXKwURkcsAX3e7o X-Received: by 2002:a63:a064:: with SMTP id u36mr2323614pgn.145.1541029505781; Wed, 31 Oct 2018 16:45:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1541029505; cv=none; d=google.com; s=arc-20160816; b=JHvfSx8bJc5g2KXrf4LYqb3/SGOnA+8+XLZ84Z8ShkY91v6sNi04Hy6hnQYgDU0ShP BnXz4IKIVyWSb2s7QFpiO2tmUF1yzjZQa/MburcTbG4sYr/5phpTqtpwXTt5KQunUDWg kSEa2jvJ0dLAFa2I9yCNPMMcx14BZXmMkMLnYwy2q6ZWgoNxgkcMP1MbrJ5fahOo30jh cQ4O5mKlQs/nJOWCfDEhRIjfmNaZuaqF7tQV8ijsngEB4X3yALVIq4EzpLYzSy8Dfr5g rCIOtLYdWaTq2yK5JonxOib2oAkOOV/zo7KaOpAITTUV/J55XHhHVruSl+S8vP9QQJsp TfSw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=yPNxZYuk1xLUFWJmcH2K5i7/ZrMeDFd8enuP+yUqL0Y=; b=wWaIh2sbzfZfioLcFr7+Vq2Saf75p2AyHmhakrYVmrMGChFjfMiG2/L96/NUBKl/a9 UErqIkejrbVj8UZEO8OTa0fi/69Gb7prcfjWYPHXkJu3OqPSOSQx1/hzZqtp38LEANzC s6nIz+lYLxXLjuCD5S248jgDXXh1vbqR4WapKUttZHzE58U/9yw0szlb/CWq6apWTZr9 9LUWbjZ9QdHyWjJVtEeUOKXCSrCn+uPIQA9JVtk1NIfxHayamN9FPBlAh0Pt75HZxNkM tEnv+bjK1b56acuoAbDx5oMIcU4/n9b0O4HZ7r+Jwa784qGyWFRxZS3ZFQFC2HPNiilu 0Qzw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=axcijbLw; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id e62-v6si30018326pfe.31.2018.10.31.16.44.51; Wed, 31 Oct 2018 16:45:05 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=axcijbLw; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728990AbeKAIHg (ORCPT + 99 others); Thu, 1 Nov 2018 04:07:36 -0400 Received: from mail.kernel.org ([198.145.29.99]:55490 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728910AbeKAIHf (ORCPT ); Thu, 1 Nov 2018 04:07:35 -0400 Received: from sasha-vm.mshome.net (c-73-47-72-35.hsd1.nh.comcast.net [73.47.72.35]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id F0A9C2064C; Wed, 31 Oct 2018 23:07:23 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1541027244; bh=DrvpFuZ8C1WZGOUneKjTLBox+gqu0umAjhbt2Uiu8rA=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=axcijbLwRTMK82T4gkPzywm1Vm1gkcSCWKNLk8pQ4MaGtwHypPqAsSFGzNH1pedv8 DdTPfUYI9ucu5sFzf2taJ4CpTJlh6t2+C4G9uGvlXiqcNY9pClXxkVpPJrpxXKCQjc 0t1ErGqUEVJX9F8V0ugvZTi40hj/tcRxJNoI48rE= From: Sasha Levin To: stable@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Lina Iyer , Marc Zyngier , Sasha Levin Subject: [PATCH AUTOSEL 4.19 113/146] irqchip/pdc: Setup all edge interrupts as rising edge at GIC Date: Wed, 31 Oct 2018 19:05:08 -0400 Message-Id: <20181031230541.28822-113-sashal@kernel.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20181031230541.28822-1-sashal@kernel.org> References: <20181031230541.28822-1-sashal@kernel.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Lina Iyer [ Upstream commit 7bae48b22c8d38c5cd50f52b6e15d134e2bb3935 ] The PDC irqchp can convert a falling edge or level low interrupt to a rising edge or level high interrupt at the GIC. We just need to setup the GIC correctly. Set up the interrupt type for the IRQ_TYPE_EDGE_BOTH as IRQ_TYPE_EDGE_RISING at the GIC. Fixes: f55c73aef890 ("irqchip/pdc: Add PDC interrupt controller for QCOM SoCs") Reported-by: Evan Green Reviewed-by: Evan Green Signed-off-by: Lina Iyer Signed-off-by: Marc Zyngier Signed-off-by: Sasha Levin --- drivers/irqchip/qcom-pdc.c | 1 + 1 file changed, 1 insertion(+) diff --git a/drivers/irqchip/qcom-pdc.c b/drivers/irqchip/qcom-pdc.c index b1b47a40a278..faa7d61b9d6c 100644 --- a/drivers/irqchip/qcom-pdc.c +++ b/drivers/irqchip/qcom-pdc.c @@ -124,6 +124,7 @@ static int qcom_pdc_gic_set_type(struct irq_data *d, unsigned int type) break; case IRQ_TYPE_EDGE_BOTH: pdc_type = PDC_EDGE_DUAL; + type = IRQ_TYPE_EDGE_RISING; break; case IRQ_TYPE_LEVEL_HIGH: pdc_type = PDC_LEVEL_HIGH; -- 2.17.1