Received: by 2002:ac0:98c7:0:0:0:0:0 with SMTP id g7-v6csp688209imd; Thu, 1 Nov 2018 04:06:34 -0700 (PDT) X-Google-Smtp-Source: AJdET5fdPzLskeDeTwdOni+Qq79uwjUIkIVbly2sve3z/DKZzEAhR5pnaya6+fnCGvrGcgrHGES8 X-Received: by 2002:a65:51c6:: with SMTP id i6-v6mr6636168pgq.227.1541070394399; Thu, 01 Nov 2018 04:06:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1541070394; cv=none; d=google.com; s=arc-20160816; b=CIEOQ4ihSEO+r3vl5s7BSGud/Uoki5XMJqHxvRMVGWdDkqA3U+Tj64YdW2hJnPWB+A DheNx24R5HV7llEp8Ip6ZiW0uL8cJ+CYYVxrRLMQW9CnzlgopqXYXy3l/uQHvyRFScZ4 RbR8bwos0oXHa2GcgjBDzGf4RueXMAthYt6KpjznVpfNwksqNQCXrw1G3pn4rMiuQ0uI AykE3ALVZi69cLPgjKUTdwNImyiC2dsVvVInUI/RxJZfXEpmj2dMcj6HupaaHSDvB/qE gxHVcm122l7GCWQAUNLgUO0Pv8AMsbNv5nN9RkyWTNb0CwXM9Sm8USFDH3h6Tkw15plZ p7Gg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:cc:to:subject :message-id:date:from:in-reply-to:references:mime-version :dkim-signature; bh=IejkXRVBbq2pp+V1bi+TPbmd4y7x+1kIJmwZu4kBjes=; b=NBFPVBcISUZU/vUPQmlhHwmjBqj8ahMgL98jplXbUPActha2HFekldTXFrj6KuHRrU yvBUlCheonWKJZl5SF3Med8E4GSiH0lf/kMrK0tKNBurt528raA+zLIWEPlXTROu0kTq 6xs8rGTwgo6Ux+1kxJNroIf8jU7ai9akK/dHRh4P4v3h/R4D0vweQFWURT0XS87CTkay Lx03RKTlzSDJ0XW0HNZTwioaZwxEtPt/Y9C9nRZno7dNlwMfQQHJi1sBzcJUPosmoa64 Cf93y+PmLNmyX3wMEyXkoVhf7b41j2wrm2ZHfVHhFxipsuFQ7SiTsyr/89iyB/mzld23 P80w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=fFzAV66w; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 13-v6si20462268pgv.104.2018.11.01.04.06.18; Thu, 01 Nov 2018 04:06:34 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=fFzAV66w; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728137AbeKAUGr (ORCPT + 99 others); Thu, 1 Nov 2018 16:06:47 -0400 Received: from mail-yw1-f68.google.com ([209.85.161.68]:42884 "EHLO mail-yw1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727825AbeKAUGr (ORCPT ); Thu, 1 Nov 2018 16:06:47 -0400 Received: by mail-yw1-f68.google.com with SMTP id l2-v6so3208402ywb.9 for ; Thu, 01 Nov 2018 04:04:18 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc:content-transfer-encoding; bh=IejkXRVBbq2pp+V1bi+TPbmd4y7x+1kIJmwZu4kBjes=; b=fFzAV66wCbzhVG44oA1cYwhDBmwr5TNV0rI0QUJeYk5iDs25eT80L9ouRwfSLxW6Hi jgBg+RC7UTc6lgYNh6nHXsCmX15AovdUdeTEjOHV6cxoqoWTwek9aE1r2cfYjNdEJ20h lL2jrmjLyrdz+XlDddS7Lu1KThKPUtxU2YCLY= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc:content-transfer-encoding; bh=IejkXRVBbq2pp+V1bi+TPbmd4y7x+1kIJmwZu4kBjes=; b=a5ZIC9BoNG5ypO5La3EYD1wLL7W56pG/y+yet5XpReQILQH6LzxWUp1WNzpIk6TSlv m2PyhgfoL5kSb1NwaaSriGCkPIWwy25wkE5LhgAbpXhAyeTv8yJy6hsZdQd0b3SBekt3 RfIPD5PHEn3HUnMehMJ1PwTZF9p3N1U2zLgCW3V+CeuRYXt1HUXdhqHiEa/bWZ8do3ce MnlH0WTsnx04zvIdNDbfyN4XnhGf5Fn+fWcD8Q5cI6pjCJLe0Hvdcf9QZx+hLAEMps36 9cqO1OLuq4rDM1/1wSYTNe1yougH48v4iUgSkvOQkm2kQZdCplVYuK8z+zFhbXsnbaSc HuSA== X-Gm-Message-State: AGRZ1gLQnLY2hPfavn0FSDAHj18YgnnWRe2HgS0rAkW9URFouEQ7ZP8M P6xra6ZaSUPOLawb7h8gNIIt7sISxeFfQk0fjji+Hw== X-Received: by 2002:a81:25cb:: with SMTP id l194-v6mr6645201ywl.204.1541070258299; Thu, 01 Nov 2018 04:04:18 -0700 (PDT) MIME-Version: 1.0 References: <20181031121356.30654-1-anders.roxell@linaro.org> <405fca92-dd11-0a52-119e-9f3065b1a48a@arm.com> In-Reply-To: From: Anders Roxell Date: Thu, 1 Nov 2018 12:04:07 +0100 Message-ID: Subject: Re: [RFC PATCH] arm64/mm: hit DEBUG_LOCKS_WARN_ON To: james.morse@arm.com Cc: will.deacon@arm.com, jason.wessel@windriver.com, Daniel Thompson , kgdb-bugreport@lists.sourceforge.net, Linux Kernel Mailing List , Arnd Bergmann , Linux ARM Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, 31 Oct 2018 at 16:30, Anders Roxell wrot= e: > > On Wed, 31 Oct 2018 at 13:37, James Morse wrote: > > > > Hi Anders, > > > > Hi James, > > > (CC: +linux-arm-kernel@lists.infradead.org) > > Thanks, I missed that. > > > > > On 31/10/2018 12:13, Anders Roxell wrote: > > > I'm running an arm64 kernel in a qemu guest and I hit this > > > DEBUG_LOCKS_WARN_ON and this patch removes the warning. The > > > interrupts_enabled(reqs) should reflect the irq->enabled state of the > > > kgdb test process > > > > (I know nothing about kgdb, please forgive the stupid questions:) > > > > Where does this 'irq->enabled state of the kgdb test process' come from= ? > > What happens if it takes an interrupt, then you single-step the > > interrupt handler? (How can any state in memory get updated...) > > > > > > > when it hit the breakpoint, and that should be the > > > same as the current->hardirqs_enabled flag > > > > > > [ 25.682116] kgdbts:RUN singlestep test 1000 iterations > > > [ 25.695926] ------------[ cut here ]------------ > > > [ 25.696410] DEBUG_LOCKS_WARN_ON(current->hardirqs_enabled) > > > [ 25.697407] WARNING: CPU: 0 PID: 1 at ../kernel/locking/lockdep.c:= 3761 check_flags+0x64/0x198 > > > [ 25.698349] Modules linked in: > > > [ 25.699144] CPU: 0 PID: 1 Comm: swapper/0 Tainted: G = T 4.19.0-next-20181030+ #6 > > > [ 25.699739] Hardware name: linux,dummy-virt (DT) > > > [ 25.700359] pstate: 404003c5 (nZcv DAIF +PAN -UAO) > > > [ 25.700901] pc : check_flags+0x64/0x198 > > > [ 25.701381] lr : check_flags+0x64/0x198 > > > > > [ 25.710104] Call trace: > > > [ 25.710553] check_flags+0x64/0x198 > > > [ 25.711023] lock_acquire+0x60/0x248 > > > [ 25.711477] call_step_hook+0x5c/0x190 > > > [ 25.711937] single_step_handler+0x48/0xa0 > > > [ 25.712399] do_debug_exception+0x104/0x160 > > > [ 25.712846] el1_dbg+0x18/0xa8 > > > [ 25.713252] el1_irq+0xa8/0x1c0 > > > [ 25.713709] kgdbts_break_test+0x0/0x40 > > > [ 25.714171] kgdbts_run_tests+0x2b0/0x430 > > > [ 25.714637] configure_kgdbts+0x7c/0xb0 > > > [ 25.715110] init_kgdbts+0x70/0xac > > > [ 25.715551] do_one_initcall+0x1fc/0x490 > > > [ 25.716010] do_initcall_level+0x458/0x49c > > > [ 25.716462] do_initcalls+0x60/0xa4 > > > [ 25.716892] do_basic_setup+0x3c/0x68 > > > [ 25.717343] kernel_init_freeable+0x170/0x2b8 > > > [ 25.717860] kernel_init+0x20/0x130 > > > [ 25.718302] ret_from_fork+0x10/0x18 > > > [ 25.718712] irq event stamp: 266621 > > > [ 25.719209] hardirqs last enabled at (266621): [] do_debug_exception+0x13c/0x160 > > > [ 25.719949] hardirqs last disabled at (266620): [] kgdb_roundup_cpus+0x30/0x38 > > > [ 25.720675] softirqs last enabled at (266616): [] __do_softirq+0x4e4/0x52c > > > [ 25.721374] softirqs last disabled at (266609): [] irq_exit+0xbc/0x128 > > > [ 25.722050] ---[ end trace ecb2b85abf3c30a2 ]--- > > > [ 25.722537] possible reason: unannotated irqs-off. > > > [ 25.722960] irq event stamp: 266621 > > > > > > Rework code to drop the 'if (interrupts_enabled(regs))' before > > > trace_hardirqs_*() in function do_debug_exception(). > > > > > > We don't know why current->hardirqs_enabled and interrupts_enabled(re= gs) > > > don't match. > > > > You took an IRQ from kgdbts_break_test(). This causes the CPU to mask > > interrupts, we tell trace_hardirqs_off() about this in the entry asm. > > > > From arch/arm64/kernel/entry.S: > > | el1_irq: > > |=E2=80=83=E2=80=83=E2=80=83=E2=80=83=E2=80=83=E2=80=83=E2=80=83kernel_= entry 1 > > |=E2=80=83=E2=80=83=E2=80=83=E2=80=83=E2=80=83=E2=80=83=E2=80=83enable_= da_f > > | #ifdef CONFIG_TRACE_IRQFLAGS > > |=E2=80=83=E2=80=83=E2=80=83=E2=80=83=E2=80=83=E2=80=83=E2=80=83bl=E2= =80=83=E2=80=83=E2=80=83=E2=80=83=E2=80=83trace_hardirqs_off > > | #endif > > | > > |=E2=80=83=E2=80=83=E2=80=83=E2=80=83=E2=80=83=E2=80=83=E2=80=83irq_han= dler > > > > > > Could you faddr2line 'el1_irq+0xa8/0x1c0'? I bet that is the > > 'enable_da_f' line which re-enables debug, just _before_ we update call > > trace_hardirqs_off. > > I used objdump and found this: > > ffffff800819f600 : > ffffff800819f600: a90007e0 stp x0, x1, [sp] > ... > ffffff800819f6a0: a9105ff6 stp x22, x23, [sp, #256] > ffffff800819f6a4: d5034dff msr daifclr, #0xd > ffffff800819f6a8: 94082970 bl ffffff80083a9c68 > > ffffff800819f6ac: d0008641 adrp x1, ffffff8009269000 > > ffffff800819f6b0: f940e021 ldr x1, [x1, #448] > > > > > > > The problem is debug exceptions can jump in this gap and see an > > inconsistent trace_hardirqs_off/regs state. > > > > > > > diff --git a/arch/arm64/mm/fault.c b/arch/arm64/mm/fault.c > > > index 7d9571f4ae3d..9afe5a7ba55b 100644 > > > --- a/arch/arm64/mm/fault.c > > > +++ b/arch/arm64/mm/fault.c > > > @@ -819,11 +819,9 @@ asmlinkage int __exception do_debug_exception(un= signed long addr, > > > int rv; > > > > > > /* > > > - * Tell lockdep we disabled irqs in entry.S. Do nothing if they= were > > > - * already disabled to preserve the last enabled/disabled addre= sses. > > > + * Tell lockdep we disabled irqs in entry.S. > > > */ > > > - if (interrupts_enabled(regs)) > > > - trace_hardirqs_off(); > > > + trace_hardirqs_off(); > > > > Taking a debug-exception from irq-unmasked code will cause IRQs to be > > disabled. This code updates trace_hardirqs_off(). > > > > But, taking a debug-exception from irq-masked code doesn't change > > anything. Making this trace_hardirqs_off() unconditional means you now > > overwrite the original location where irqs were masked. > > > > > > Would making sure debug exceptions can't see current->hardirqs_enabled > > and interrupts_enabled(regs) as having different states fix this proble= m? > > > > If so moving the 'enable_da_f' line in el1_irq below the #ifdef block > > should fix it. > > reverting this RFC patch and did this patch that you suggested (see below= ) and > I couldn't see the DEBUG_LOCKS_WARN_ON. I'm sorry for my ignorance but, but moving enable_da_f below the #ifdef block solved the problem. But I'm not sure that I understand why it solved it. Can you please elaborate a bit more ? Should I move the 'enable_da_f' line in el0_ia below the #ifdef block as we= ll? Cheers, Anders > diff --git a/arch/arm64/kernel/entry.S b/arch/arm64/kernel/entry.S > index 039144ecbcb2..c509213b2afc 100644 > --- a/arch/arm64/kernel/entry.S > +++ b/arch/arm64/kernel/entry.S > @@ -614,10 +614,10 @@ ENDPROC(el1_sync) > .align 6 > el1_irq: > kernel_entry 1 > - enable_da_f > #ifdef CONFIG_TRACE_IRQFLAGS > bl trace_hardirqs_off > #endif > + enable_da_f > > irq_handler > > > Cheers, > Anders