Received: by 2002:ac0:98c7:0:0:0:0:0 with SMTP id g7-v6csp883032imd; Thu, 1 Nov 2018 07:05:13 -0700 (PDT) X-Google-Smtp-Source: AJdET5cNMmohUhHQGnCL7n8T4YHd8ypTHjMAx3slVJPiDsF/ysOEgNlqNZcFmgyzRsmKWA8oTBR8 X-Received: by 2002:a63:ba48:: with SMTP id l8mr7178831pgu.72.1541081113401; Thu, 01 Nov 2018 07:05:13 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1541081113; cv=none; d=google.com; s=arc-20160816; b=R/EVVsppb11Eo0yWHz+4ZlSq3ZXxelA6P17/KFXgEr98MePNlQAi2w+pIv+mexWbJx R+XmUDbc9JLGtQt0U+M3tY5kdqx2E1qT+NYRPFF4DrledovgdgrFXYDUEnR0aRKzCjrq eOC5KBA4HHdvPgE+W8DJyLhHxkVNPWtQZyaiHzDu8+PU/hdEEEp1XXhllrFtWq7++i/8 Tjt4igztwKvCGwbU0O2nPTUmfluyhEl0QZAuRZFRT72zHJIWpiwFqo35JYKyqc1LPLOs fCLgcGe9nPTMDTUKB7B5nS+c1NpOFZZUFPgyqy7MIPsOKfhQLs6V7cKY6FhGbXAgp06L TYIA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=hQA/OMK7Y2PBGXnV04iAvNvm4AMyYg92qNHW3MhxbNI=; b=VYyk05/+Ikl7UeeTegORG3CLQx3df2E4aekDnz+EQsdWaA/EszR8r9Z3xIOaplMv/8 ka6BCFFivFDh6X4HpYnWPtGWzQ6VK+F2T+SxPHtkP6aiYZ8rwQVL7Mo80cwXpfKJhGz6 QkRUP03XeRhoTVAo8cGFlhMq0T/eTsgHFO+IbHQ532n/8IKSuwMmhR8ONYfQHmUr8waB iTGyw7x5ZelvSF1LxroTXdVoTOlgC4ahENT8BG866PmHLe22NT3Zvk7eMXKkks6JvEMi 8WSh6h8ud9KgdrlSq0gAzVWVO+yLLcxo/69WiLfmP9AmaSpaS9u49QqvwOSep8HWZDaB yUlg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id i12-v6si30138164plt.9.2018.11.01.07.04.58; Thu, 01 Nov 2018 07:05:13 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728632AbeKAWlu (ORCPT + 99 others); Thu, 1 Nov 2018 18:41:50 -0400 Received: from foss.arm.com ([217.140.101.70]:56580 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728548AbeKAWlu (ORCPT ); Thu, 1 Nov 2018 18:41:50 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id CF663A78; Thu, 1 Nov 2018 06:38:50 -0700 (PDT) Received: from localhost (e113682-lin.copenhagen.arm.com [10.32.144.41]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 5EDA83F6A8; Thu, 1 Nov 2018 06:38:50 -0700 (PDT) Date: Thu, 1 Nov 2018 14:38:48 +0100 From: Christoffer Dall To: Punit Agrawal Cc: kvmarm@lists.cs.columbia.edu, marc.zyngier@arm.com, will.deacon@arm.com, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, suzuki.poulose@arm.com, punitagrawal@gmail.com, Russell King , Catalin Marinas Subject: Re: [PATCH v9 5/8] KVM: arm64: Support PUD hugepage in stage2_is_exec() Message-ID: <20181101133848.GL12057@e113682-lin.lund.arm.com> References: <20181031175745.18650-1-punit.agrawal@arm.com> <20181031175745.18650-6-punit.agrawal@arm.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20181031175745.18650-6-punit.agrawal@arm.com> User-Agent: Mutt/1.5.24 (2015-08-30) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Oct 31, 2018 at 05:57:42PM +0000, Punit Agrawal wrote: > In preparation for creating PUD hugepages at stage 2, add support for > detecting execute permissions on PUD page table entries. Faults due to > lack of execute permissions on page table entries is used to perform > i-cache invalidation on first execute. > > Provide trivial implementations of arm32 helpers to allow sharing of > code. > > Signed-off-by: Punit Agrawal > Reviewed-by: Suzuki K Poulose > Cc: Christoffer Dall > Cc: Marc Zyngier > Cc: Russell King > Cc: Catalin Marinas > Cc: Will Deacon > --- > arch/arm/include/asm/kvm_mmu.h | 6 +++ > arch/arm64/include/asm/kvm_mmu.h | 5 +++ > arch/arm64/include/asm/pgtable-hwdef.h | 2 + > virt/kvm/arm/mmu.c | 53 +++++++++++++++++++++++--- > 4 files changed, 61 insertions(+), 5 deletions(-) > > diff --git a/arch/arm/include/asm/kvm_mmu.h b/arch/arm/include/asm/kvm_mmu.h > index 37bf85d39607..839a619873d3 100644 > --- a/arch/arm/include/asm/kvm_mmu.h > +++ b/arch/arm/include/asm/kvm_mmu.h > @@ -102,6 +102,12 @@ static inline bool kvm_s2pud_readonly(pud_t *pud) > return false; > } > > +static inline bool kvm_s2pud_exec(pud_t *pud) > +{ > + BUG(); nit: I think this should be WARN() now :) > + return false; > +} > + > static inline pte_t kvm_s2pte_mkwrite(pte_t pte) > { > pte_val(pte) |= L_PTE_S2_RDWR; > diff --git a/arch/arm64/include/asm/kvm_mmu.h b/arch/arm64/include/asm/kvm_mmu.h > index 8da6d1b2a196..c755b37b3f92 100644 > --- a/arch/arm64/include/asm/kvm_mmu.h > +++ b/arch/arm64/include/asm/kvm_mmu.h > @@ -261,6 +261,11 @@ static inline bool kvm_s2pud_readonly(pud_t *pudp) > return kvm_s2pte_readonly((pte_t *)pudp); > } > > +static inline bool kvm_s2pud_exec(pud_t *pudp) > +{ > + return !(READ_ONCE(pud_val(*pudp)) & PUD_S2_XN); > +} > + > #define hyp_pte_table_empty(ptep) kvm_page_empty(ptep) > > #ifdef __PAGETABLE_PMD_FOLDED > diff --git a/arch/arm64/include/asm/pgtable-hwdef.h b/arch/arm64/include/asm/pgtable-hwdef.h > index 1d7d8da2ef9b..336e24cddc87 100644 > --- a/arch/arm64/include/asm/pgtable-hwdef.h > +++ b/arch/arm64/include/asm/pgtable-hwdef.h > @@ -193,6 +193,8 @@ > #define PMD_S2_RDWR (_AT(pmdval_t, 3) << 6) /* HAP[2:1] */ > #define PMD_S2_XN (_AT(pmdval_t, 2) << 53) /* XN[1:0] */ > > +#define PUD_S2_XN (_AT(pudval_t, 2) << 53) /* XN[1:0] */ > + > /* > * Memory Attribute override for Stage-2 (MemAttr[3:0]) > */ > diff --git a/virt/kvm/arm/mmu.c b/virt/kvm/arm/mmu.c > index 1c669c3c1208..8e44dccd1b47 100644 > --- a/virt/kvm/arm/mmu.c > +++ b/virt/kvm/arm/mmu.c > @@ -1083,23 +1083,66 @@ static int stage2_set_pmd_huge(struct kvm *kvm, struct kvm_mmu_memory_cache > return 0; > } > > -static bool stage2_is_exec(struct kvm *kvm, phys_addr_t addr) > +/* > + * stage2_get_leaf_entry - walk the stage2 VM page tables and return > + * true if a valid and present leaf-entry is found. A pointer to the > + * leaf-entry is returned in the appropriate level variable - pudpp, > + * pmdpp, ptepp. > + */ > +static bool stage2_get_leaf_entry(struct kvm *kvm, phys_addr_t addr, > + pud_t **pudpp, pmd_t **pmdpp, pte_t **ptepp) Do we need this type madness or could this just return a u64 pointer (NULL if nothing is found) and pass that to kvm_s2pte_exec (because we know it's the same bit we need to check regardless of the pgtable level on both arm and arm64)? Or do we consider that bad for some reason? Thanks, Christoffer > { > + pud_t *pudp; > pmd_t *pmdp; > pte_t *ptep; > > - pmdp = stage2_get_pmd(kvm, NULL, addr); > + *pudpp = NULL; > + *pmdpp = NULL; > + *ptepp = NULL; > + > + pudp = stage2_get_pud(kvm, NULL, addr); > + if (!pudp || stage2_pud_none(kvm, *pudp) || !stage2_pud_present(kvm, *pudp)) > + return false; > + > + if (stage2_pud_huge(kvm, *pudp)) { > + *pudpp = pudp; > + return true; > + } > + > + pmdp = stage2_pmd_offset(kvm, pudp, addr); > if (!pmdp || pmd_none(*pmdp) || !pmd_present(*pmdp)) > return false; > > - if (pmd_thp_or_huge(*pmdp)) > - return kvm_s2pmd_exec(pmdp); > + if (pmd_thp_or_huge(*pmdp)) { > + *pmdpp = pmdp; > + return true; > + } > > ptep = pte_offset_kernel(pmdp, addr); > if (!ptep || pte_none(*ptep) || !pte_present(*ptep)) > return false; > > - return kvm_s2pte_exec(ptep); > + *ptepp = ptep; > + return true; > +} > + > +static bool stage2_is_exec(struct kvm *kvm, phys_addr_t addr) > +{ > + pud_t *pudp; > + pmd_t *pmdp; > + pte_t *ptep; > + bool found; > + > + found = stage2_get_leaf_entry(kvm, addr, &pudp, &pmdp, &ptep); > + if (!found) > + return false; > + > + if (pudp) > + return kvm_s2pud_exec(pudp); > + else if (pmdp) > + return kvm_s2pmd_exec(pmdp); > + else > + return kvm_s2pte_exec(ptep); > } > > static int stage2_set_pte(struct kvm *kvm, struct kvm_mmu_memory_cache *cache, > -- > 2.19.1 >