Received: by 2002:ac0:98c7:0:0:0:0:0 with SMTP id g7-v6csp1247988imd; Thu, 1 Nov 2018 12:33:20 -0700 (PDT) X-Google-Smtp-Source: AJdET5eIB5Nol21hH3YVNyU6OSVWfy2ocED9HsqNMWkmxkXkP44i1/rU0gXTjDZrE3XJJVdLYc0W X-Received: by 2002:a62:6907:: with SMTP id e7-v6mr8989936pfc.238.1541100800813; Thu, 01 Nov 2018 12:33:20 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1541100800; cv=none; d=google.com; s=arc-20160816; b=T9zYHg2znxJM+b+7c+JwcrhNYvU5Kntj6dwztPbO5ODfV1/PtUVYizcrepAzfrb/+b 9VVk+a1bgGMc/0RuKUaOuNO1wdMBn2xWLcBe14enpZf6V8Fm4k9OflwpuL6FA0J3Icbp RL5xhvC2INtB6ee+NF+dCR6sl/AYXmHV907tm08ubS77ch5743da//IY7XL5HH5kG4id GwLjwJknOz+uPu8J4B+zXbwrMoWVTRTNKCEH6z5WOQEX0zWrZsfkIJgSsHfQGmKcoWId ORHNouNVV0JaFpDuQYn5ncOIPXPOj83AnJIP1Mdk1cjqqDaECyfWsmMoggD1cpJncd8i bQNA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:dkim-signature; bh=kSaiRyHErtddDauGlrhA9CXIXD8BddfyZoeTNJvGBl8=; b=c/5UW4AoOL60Gd4//sRVlvDJdi21KFwFj62l0XK6fBubXZZM1OLs7f8WBcUfRXAxpE B2dkiH1GQ/AxLGedulYlDop90LU7kSy05mkl+zu/8jFZdbBaoSRBc57ehOTPq2/7yBNF u2uEBojlPQYGG3leB45c6q8wkxphQjQOEeccZUgsnxArgGrTkLR1/bnOG6094yNoCKrO DBQBLwSOqn7YaU+IPdjwsqIF95TRc9UCVCjhbWvMydtM2cL6WG67O6z+8DRvP+0/C5fG p4fxIyRXIIgboCAigRy/3HWJf7ZX2K4Xkd7U3UxPdUMXLdhsH5FEe49ktY25qUq+zGfw GpFA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=aDgaLYpI; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 23-v6si22727305pfu.2.2018.11.01.12.33.03; Thu, 01 Nov 2018 12:33:20 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=aDgaLYpI; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726588AbeKBEgs (ORCPT + 99 others); Fri, 2 Nov 2018 00:36:48 -0400 Received: from mail.kernel.org ([198.145.29.99]:48974 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725792AbeKBEgs (ORCPT ); Fri, 2 Nov 2018 00:36:48 -0400 Received: from mail-qk1-f178.google.com (mail-qk1-f178.google.com [209.85.222.178]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 0EEE92084C; Thu, 1 Nov 2018 19:32:28 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1541100748; bh=/x7S6wOFLQr8W3UDRcyWSs0Pz9v1coUTlDM/AkRrcxA=; h=References:In-Reply-To:From:Date:Subject:To:Cc:From; b=aDgaLYpIBaFFLpQpRfHzTttNxmSf76DT07+GB1LRCOJ7QosM1oP+h0/VKEjHr8HsQ 9pgLlxbnWI/yk14E0rGvb1mDQY2oLU6CMSmVuXA0i+DLgttmQK7a8Fc4JTIkSjGX8Y 73wHVUfEknan10S9vXrb3ToiUGg67F2OglIOh3mw= Received: by mail-qk1-f178.google.com with SMTP id 189so11713104qkj.8; Thu, 01 Nov 2018 12:32:28 -0700 (PDT) X-Gm-Message-State: AGRZ1gL3tcoaUHr7RdKgAqe6WI/2nSCnwIJmgpezUxa/+NpXoct0N09d 6T61cyzPWvw3Svau6w6V3hwzDSvhC5llbba6pg== X-Received: by 2002:aed:29a5:: with SMTP id o34mr1170272qtd.257.1541100747137; Thu, 01 Nov 2018 12:32:27 -0700 (PDT) MIME-Version: 1.0 References: <20181005165848.3474-1-robh@kernel.org> <20181005165848.3474-14-robh@kernel.org> <20181009115713.GE6248@arm.com> In-Reply-To: <20181009115713.GE6248@arm.com> From: Rob Herring Date: Thu, 1 Nov 2018 14:32:14 -0500 X-Gmail-Original-Message-ID: Message-ID: Subject: Re: [PATCH 13/36] dt-bindings: arm: Convert PMU binding to json-schema To: Will Deacon , Thomas Petazzoni Cc: "linux-kernel@vger.kernel.org" , devicetree@vger.kernel.org, "moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE" , linuxppc-dev , Grant Likely , Kumar Gala , Frank Rowand , Mark Rutland , Linus Walleij , Olof Johansson , Arnd Bergmann , Mark Brown , Tom Rini , Pantelis Antoniou , Geert Uytterhoeven , Jonathan Cameron , Bjorn Andersson Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Oct 9, 2018 at 6:57 AM Will Deacon wrote: > > Hi Rob, > > On Fri, Oct 05, 2018 at 11:58:25AM -0500, Rob Herring wrote: > > Convert ARM PMU binding to DT schema format using json-schema. > > > > Cc: Will Deacon > > Cc: Mark Rutland > > Cc: linux-arm-kernel@lists.infradead.org > > Cc: devicetree@vger.kernel.org > > Signed-off-by: Rob Herring > > --- > > Documentation/devicetree/bindings/arm/pmu.txt | 70 -------------- > > .../devicetree/bindings/arm/pmu.yaml | 96 +++++++++++++++++++ > > 2 files changed, 96 insertions(+), 70 deletions(-) > > delete mode 100644 Documentation/devicetree/bindings/arm/pmu.txt > > create mode 100644 Documentation/devicetree/bindings/arm/pmu.yaml > > [...] > > > -- interrupts : 1 combined interrupt or 1 per core. If the interrupt is a per-cpu > > - interrupt (PPI) then 1 interrupt should be specified. > > [...] > > > + interrupts: > > + oneOf: > > + - maxItems: 1 > > + - minItems: 2 > > + maxItems: 8 > > + description: 1 interrupt per core. > > + > > + interrupts-extended: > > + $ref: '#/properties/interrupts' > > This seems like a semantic different between the two representations, or am > I missing something here? Specifically, both the introduction of > interrupts-extended and also dropping any mention of using a single per-cpu > interrupt (the single combined case is no longer support by Linux; not sure > if you want to keep it in the binding). In regards to no support for the single combined interrupt, it looks like Marvell Armada SoCs at least (armada-375 is what I'm looking at) have only a single interrupt. Though the interrupt gets routed to MPIC which then has a GIC PPI. So it isn't supported or happens to work still since it is a PPI? Rob