Received: by 2002:ac0:98c7:0:0:0:0:0 with SMTP id g7-v6csp3962imd; Fri, 2 Nov 2018 16:28:27 -0700 (PDT) X-Google-Smtp-Source: AJdET5ezpGXhNGGj3esQq8z+hId7yzGVD2QCsgXoU/rfsILXhl3071Fizr0BYBW3gSQxakS5yqzM X-Received: by 2002:a65:608f:: with SMTP id t15-v6mr12727699pgu.382.1541201307000; Fri, 02 Nov 2018 16:28:27 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1541201306; cv=none; d=google.com; s=arc-20160816; b=bx7bs5Rv5KOHL/qKnHLu8eUdGiRvjmISeqB7KcNJVVR8xX6EJKXq4Dnc/u91pycUuT G6DkOD4enON0jivllkyEcHgIYSLHdAmsuWHOwL7qyNX56IuOut9wg3z5Ott9Ngnz+j+C suDht0ZAUhrRwjK0jWK1uJyQae/QxuF+h+E8x6cSIbD09EPB+HyUM5uIfU+k88S784dc 0K1jzjJgojVFuiLv66N05E2WGyQH3Llc3xSyBbTBiw/rFUiqpgDfIZSYqpZQrsC3mH2n 3mr2YwGQUpb7/t4OoP/E5y1iIRFyWs/BGsvUFgfVsUWV9KVTvn2bOddptyF2MFZksz+O DZZQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=4i68NLIfVF2ZbzVgqHeSapAV7vpo5bofF5B3IPsitYc=; b=d7KpWmz/rwXtIuAyM3Dfrov8OKJxnFoYLE32KnNzDPJvM4dBHG2ck6MRTTnQj+k1/G WdnlwxPVT+jLh07XecyYnnR5xyBw7uw+5rz6zAvyT1JxDObrsfGAdLoHtPMu7OFPP08Y a9Qe0JPbI6kptzO0DtEJsQLYoJDi94u+nP1wTXQ/c/rIlA+DwE9DL73mRWx8+j/YPIoo NCuntQ/OB19YnNXEwFlFao0GLVvetgRSyvJSxEvrDIJZNHoAVyGAZIY2LUkfzK6oJWdD 3eHy2NpL5kfjEGBFQbfXqq2g0a9YnC0VaEDY6kLrp8GOUxkUfQg89rD/Dmw7v/wm6mvI +tvg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=SwjW+bHR; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w17-v6si27389088pgk.497.2018.11.02.16.28.07; Fri, 02 Nov 2018 16:28:26 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=SwjW+bHR; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728366AbeKCIgc (ORCPT + 99 others); Sat, 3 Nov 2018 04:36:32 -0400 Received: from hqemgate15.nvidia.com ([216.228.121.64]:10193 "EHLO hqemgate15.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726877AbeKCIgc (ORCPT ); Sat, 3 Nov 2018 04:36:32 -0400 Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqemgate15.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Fri, 02 Nov 2018 16:27:03 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate102.nvidia.com (PGP Universal service); Fri, 02 Nov 2018 16:27:20 -0700 X-PGP-Universal: processed; by hqpgpgate102.nvidia.com on Fri, 02 Nov 2018 16:27:20 -0700 Received: from [10.110.48.28] (172.20.13.39) by HQMAIL101.nvidia.com (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Fri, 2 Nov 2018 23:27:20 +0000 Subject: Re: [PATCH 4/6] mm: introduce page->dma_pinned_flags, _count To: Balbir Singh CC: Matthew Wilcox , Michal Hocko , Christopher Lameter , Jason Gunthorpe , Dan Williams , Jan Kara , , Andrew Morton , LKML , linux-rdma , References: <20181012060014.10242-1-jhubbard@nvidia.com> <20181012060014.10242-5-jhubbard@nvidia.com> <20181012105612.GK8537@350D> <20181024110031.GM8537@350D> X-Nvconfidentiality: public From: John Hubbard Message-ID: <8a9d3a4e-a5d6-3d2d-008f-dc2d6cfd94ed@nvidia.com> Date: Fri, 2 Nov 2018 16:27:19 -0700 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.2.1 MIME-Version: 1.0 In-Reply-To: <20181024110031.GM8537@350D> X-Originating-IP: [172.20.13.39] X-ClientProxiedBy: HQMAIL106.nvidia.com (172.18.146.12) To HQMAIL101.nvidia.com (172.20.187.10) Content-Type: text/plain; charset="utf-8" Content-Language: en-US-large Content-Transfer-Encoding: 7bit DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1541201223; bh=4i68NLIfVF2ZbzVgqHeSapAV7vpo5bofF5B3IPsitYc=; h=X-PGP-Universal:Subject:To:CC:References:X-Nvconfidentiality:From: Message-ID:Date:User-Agent:MIME-Version:In-Reply-To: X-Originating-IP:X-ClientProxiedBy:Content-Type:Content-Language: Content-Transfer-Encoding; b=SwjW+bHRhAWTCfjUJ3LSmtqz2OUvtyP4P/RHowA8EUG2z9I3q9ZLPJAkZBg3pwtFl QMg++MvzbgX7P4jZQ8xS+R1mS6ujEGeY0bjnzlBjfjPOlZ2GEfmGUaRKbB7xAM77A3 kEp6Ez0nn6QMraHv1fklFFgWamVRMt2R4nJR7Kcmsro8SLLONNAAkFwsClIyDZB0/d Q1buomZ9JUhMaAx6dz9+NXvspvssXvGxdUCXYf7fN9ttu2ROWAjjxBbDRFltV55vNt 2ObzldupdyzN+53p7myyR8taqkok3B2n8M7KJEolk/ofgGgibV5JunNcy3dzpLE8Bd H9NnqlYp5r3hQ== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 10/24/18 4:00 AM, Balbir Singh wrote: > On Fri, Oct 12, 2018 at 05:15:51PM -0700, John Hubbard wrote: >> On 10/12/18 3:56 AM, Balbir Singh wrote: >>> On Thu, Oct 11, 2018 at 11:00:12PM -0700, john.hubbard@gmail.com wrote: >>>> From: John Hubbard >> [...] >>>> + * Because page->dma_pinned_flags is unioned with page->lru, any page that >>>> + * uses these flags must NOT be on an LRU. That's partly enforced by >>>> + * ClearPageDmaPinned, which gives the page back to LRU. >>>> + * >>>> + * PageDmaPinned also corresponds to PageTail (the 0th bit in the first union >>>> + * of struct page), and this flag is checked without knowing whether it is a >>>> + * tail page or a PageDmaPinned page. Therefore, start the flags at bit 1 (0x2), >>>> + * rather than bit 0. >>>> + */ >>>> +#define PAGE_DMA_PINNED 0x2 >>>> +#define PAGE_DMA_PINNED_FLAGS (PAGE_DMA_PINNED) >>>> + >>> >>> This is really subtle, additional changes to compound_head will need to coordinate >>> with these flags? Also doesn't this bit need to be unique across all structs in >>> the union? I guess that is guaranteed by the fact that page == compound_head(page) >>> as per your assertion, but I've forgotten why that is true. Could you please >>> add some commentary on that >>> >> >> Yes, agreed. I've rewritten and augmented that comment block, plus removed the >> PAGE_DMA_PINNED_FLAGS (there are no more bits available, so it's just misleading >> to even have it). So now it looks like this: >> >> /* >> * Because page->dma_pinned_flags is unioned with page->lru, any page that >> * uses these flags must NOT be on an LRU. That's partly enforced by >> * ClearPageDmaPinned, which gives the page back to LRU. >> * >> * PageDmaPinned is checked without knowing whether it is a tail page or a >> * PageDmaPinned page. For that reason, PageDmaPinned avoids PageTail (the 0th >> * bit in the first union of struct page), and instead uses bit 1 (0x2), >> * rather than bit 0. >> * >> * PageDmaPinned can only be used if no other systems are using the same bit >> * across the first struct page union. In this regard, it is similar to >> * PageTail, and in fact, because of PageTail's constraint that bit 0 be left >> * alone, bit 1 is also left alone so far: other union elements (ignoring tail >> * pages) put pointers there, and pointer alignment leaves the lower two bits >> * available. >> * >> * So, constraints include: >> * >> * -- Only use PageDmaPinned on non-tail pages. >> * -- Remove the page from any LRU list first. >> */ >> #define PAGE_DMA_PINNED 0x2 >> >> /* >> * Because these flags are read outside of a lock, ensure visibility between >> * different threads, by using READ|WRITE_ONCE. >> */ >> static __always_inline int PageDmaPinned(struct page *page) >> { >> VM_BUG_ON(page != compound_head(page)); >> return (READ_ONCE(page->dma_pinned_flags) & PAGE_DMA_PINNED) != 0; >> } >> >> [...] >>>> +static __always_inline void SetPageDmaPinned(struct page *page) >>>> +{ >>>> + VM_BUG_ON(page != compound_head(page)); >>> >>> VM_BUG_ON(!list_empty(&page->lru)) >> >> >> There is only one place where we set this flag, and that is when (in patch 6/6) >> transitioning from a page that might (or might not) have been >> on an LRU. In that case, the calling code has already corrupted page->lru, by >> writing to page->dma_pinned_count, which is unions with page->lru: >> >> atomic_set(&page->dma_pinned_count, 1); >> SetPageDmaPinned(page); >> >> ...so it would be inappropriate to call a list function, such as >> list_empty(), on that field. Let's just leave it as-is. >> >> >>> >>>> + WRITE_ONCE(page->dma_pinned_flags, PAGE_DMA_PINNED); >>>> +} >>>> + >>>> +static __always_inline void ClearPageDmaPinned(struct page *page) >>>> +{ >>>> + VM_BUG_ON(page != compound_head(page)); >>>> + VM_BUG_ON_PAGE(!PageDmaPinnedFlags(page), page); >>>> + >>>> + /* This does a WRITE_ONCE to the lru.next, which is also the >>>> + * page->dma_pinned_flags field. So in addition to restoring page->lru, >>>> + * this provides visibility to other threads. >>>> + */ >>>> + INIT_LIST_HEAD(&page->lru); >>> >>> This assumes certain things about list_head, why not use the correct >>> initialization bits. >>> >> >> Yes, OK, changed to: >> >> static __always_inline void ClearPageDmaPinned(struct page *page) >> { >> VM_BUG_ON(page != compound_head(page)); >> VM_BUG_ON_PAGE(!PageDmaPinned(page), page); >> >> /* Provide visibility to other threads: */ >> WRITE_ONCE(page->dma_pinned_flags, 0); >> >> /* >> * Safety precaution: restore the list head, before possibly returning >> * the page to other subsystems. >> */ >> INIT_LIST_HEAD(&page->lru); >> } >> >> > > Sorry, I've been distracted with other things > > This looks better, do we still need the INIT_LIST_HEAD? > Good point. I guess not. I was getting a little too fancy, and it's better for ClearPageDmaPinned to be true to its name, and just only do that. (Sorry for the delayed response.) thanks, -- John Hubbard NVIDIA