Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp527963imu; Mon, 5 Nov 2018 04:58:57 -0800 (PST) X-Google-Smtp-Source: AJdET5e066XGbZeyVLhPlweE4ltrjelKQfiMMkzEBOqeUcu4AaQRcMSGAZxu6bBkx5d3cA73X1xQ X-Received: by 2002:a63:7986:: with SMTP id u128-v6mr20213823pgc.111.1541422736991; Mon, 05 Nov 2018 04:58:56 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1541422736; cv=none; d=google.com; s=arc-20160816; b=Mh9T1s3lI9C89jl2et8XZPLkMcyqz7KG4qQDNZvUk3k+pDuzOuDTgKu/Wir5XUriAe L49IZ4eoJPSe+c6jXSCJKxYpHb3GfFOhR8IjBk+NHAfSzE9hB/URBLhZ6KFmlf+J9Drk PNFatFXVx6p99MdHDbxmxC+7WUQ/O4dDWPKkERmbJ2/pbJp0cCY09SY1FG9PRZMJVipo KprjtZl1rH7WEkFZNLSFCA3UQHeo04a97xxMT2MRlE0bU4wPGcbKobaetS/VYS4tg/0Y CEOmPzLvai1FM6gzKt3P9ycby0N35cyvk1JZsroAzbBOyFnESpdsppnQ3g4deuiiElXJ oLuw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=td9Va3nIrc731OuU1EuEUWgy14c1SsZhFIiKnITnI70=; b=yP5EwX2dNmnQ/8vYV3qkYfjBFbAeO9imzXMH9HlrwWKZyCnBAqOQdh6Xp+L/mIlAht D42SwBzOIPxB9UrZBwkOJ0jP36KMthvKZwpRuBLoylI0JdDCuj5cAA7UgfIlmbBUr1Pf 6C6rOKtaA+fUY4ppXKWOUIUZkwqxrB0wp8dDh/4lcjVdzGihvKMGbECscQZwDcnLqdAT wSCWhS5y6Cl1lLImD6IyiXjjBXzVL8JikHYFWdKOb6rLQisRsbYAnuZs/s7BrFdr1aNv FswdOLNNAUtrDbzlZyhESQ79kpf+mgOnPalUt0/68uJ0wkgoFgIQ/Dg9XlvhTQeBXT5I ndXw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b12-v6si11765895pfi.99.2018.11.05.04.58.41; Mon, 05 Nov 2018 04:58:56 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729870AbeKEWQa (ORCPT + 99 others); Mon, 5 Nov 2018 17:16:30 -0500 Received: from mail.skyhub.de ([5.9.137.197]:51052 "EHLO mail.skyhub.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729675AbeKEWQa (ORCPT ); Mon, 5 Nov 2018 17:16:30 -0500 X-Virus-Scanned: Nedap ESD1 at mail.skyhub.de Received: from mail.skyhub.de ([127.0.0.1]) by localhost (blast.alien8.de [127.0.0.1]) (amavisd-new, port 10026) with ESMTP id cID7BvzdlixR; Mon, 5 Nov 2018 13:56:50 +0100 (CET) Received: from zn.tnic (p200300EC2BC6CF00329C23FFFEA6A903.dip0.t-ipconnect.de [IPv6:2003:ec:2bc6:cf00:329c:23ff:fea6:a903]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.skyhub.de (SuperMail on ZX Spectrum 128k) with ESMTPSA id A94671EC01A8; Mon, 5 Nov 2018 13:56:50 +0100 (CET) Date: Mon, 5 Nov 2018 13:56:44 +0100 From: Borislav Petkov To: Arnd Bergmann , Olof Johansson Cc: Manish Narani , robh+dt@kernel.org, mark.rutland@arm.com, michal.simek@xilinx.com, mchehab@kernel.org, amit.kucheria@linaro.org, sudeep.holla@arm.com, leoyang.li@nxp.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-edac@vger.kernel.org Subject: Re: [PATCH v10 5/6] arm64: zynqmp: Add DDRC node Message-ID: <20181105125644.GA7937@zn.tnic> References: <1540447621-22870-1-git-send-email-manish.narani@xilinx.com> <1540447621-22870-6-git-send-email-manish.narani@xilinx.com> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline In-Reply-To: <1540447621-22870-6-git-send-email-manish.narani@xilinx.com> User-Agent: Mutt/1.10.1 (2018-07-13) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, Oct 25, 2018 at 11:37:00AM +0530, Manish Narani wrote: > Add ddrc memory controller node in dts. The size mentioned in dts is > 0x30000, because we need to access DDR_QOS INTR registers located at > 0xFD090208 from this driver. > > Signed-off-by: Manish Narani > --- > arch/arm64/boot/dts/xilinx/zynqmp.dtsi | 7 +++++++ > 1 file changed, 7 insertions(+) > > diff --git a/arch/arm64/boot/dts/xilinx/zynqmp.dtsi b/arch/arm64/boot/dts/xilinx/zynqmp.dtsi > index 29ce234..a81d3b16 100644 > --- a/arch/arm64/boot/dts/xilinx/zynqmp.dtsi > +++ b/arch/arm64/boot/dts/xilinx/zynqmp.dtsi > @@ -355,6 +355,13 @@ > xlnx,bus-width = <64>; > }; > > + mc: memory-controller@fd070000 { > + compatible = "xlnx,zynqmp-ddrc-2.40a"; > + reg = <0x0 0xfd070000 0x0 0x30000>; > + interrupt-parent = <&gic>; > + interrupts = <0 112 4>; > + }; > + > gem0: ethernet@ff0b0000 { > compatible = "cdns,zynqmp-gem", "cdns,gem"; > status = "disabled"; > -- Ok, talking to Mark on IRC, he says those DT changes normally go through the arm-soc tree. And I'm fine with that except if we do that, then the EDAC changes go through my tree and those drivers could end up temporarily broken depending on the merge order and timing. So should we perhaps make an arm-soc shared, immutable branch which you guys export for me with those DT changes applied, which I can merge into my tree and apply the EDAC changes ontop. This is what we've been doing with the tip tree until now and it has proven successful. Thoughts? -- Regards/Gruss, Boris. Good mailing practices for 400: avoid top-posting and trim the reply.