Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp1495804imu; Mon, 5 Nov 2018 22:44:31 -0800 (PST) X-Google-Smtp-Source: AJdET5esWNJr+vNHqgYKXlS0D8cqvU9P/xmfZ6gzy4iM4lNUMIoDE+IFy7ClzmyKklO7pC5SqzIf X-Received: by 2002:a62:7893:: with SMTP id t141-v6mr25061706pfc.259.1541486671919; Mon, 05 Nov 2018 22:44:31 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1541486671; cv=none; d=google.com; s=arc-20160816; b=NpVNhG50vE+ceAY/PYEHzaFc55hq7qo0y1T25v2yoS+rJOC2gO76+SdjKxy3Pm5wW0 kIeUFJD3CEfiTnEqVMbx9sTCrYNXkb4/PzWrM19LDd5nZ+RB9rrr7r52sFB+EHHcxYu0 UTW+3bFFhETdonggxnbbXGl04lEFT+wxmUSBER1S8IFpCF2VUxo3S/cg8+uY9d59svmY DQ0RCBRwLrYq8VnB8ZKriT0nPdCgk16sEL2IdjRyTkCHpziDUl4gDIH5OW3I7HSTmaqW W7vyUW5Y73haLW/y08232uew/Li5ygGAF6o2v3EC2BysuqcRPJLYVHBIHbhhbR0TI6IJ lt0Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from; bh=hfj93miVEWz65RY5gpaXekOtWL8eRcANL7DYujGKFBM=; b=mk2bb2xMY1AQ8DBXFNIe3961ddHirUwL6YHnqL21mJRfH+pms0ZzDkHRcq8gb/+OCf LR3c24SI3ItA2zbpSF5TdKmAy5SFShCtgPbahO/gpe0GHW1mhf6Zdp4FzFZBYSLz3KcT UUo2x47/YF+Fytkv0kHEgTMZ9qgsHZVILjKrRLt1vfnc8QMipvveVPB8CnxcKIhLoLFS e5K48YlmsLHRwbDfJsuGYo2F1ISvG6o+TP1gNXoXG7fuZjzuoFYCErP4gRj8PJVWHxrL MHdjWpx7YiQqwrZw4qbx7Lm+eCzFdWY8WgMRj0DBEkiwr5ryfueWzQMUeQ25ZsTmRWOU QxpA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c11si6940887pgj.255.2018.11.05.22.44.16; Mon, 05 Nov 2018 22:44:31 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2387707AbeKFQGN (ORCPT + 99 others); Tue, 6 Nov 2018 11:06:13 -0500 Received: from mailgw01.mediatek.com ([210.61.82.183]:11134 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S2387657AbeKFQGM (ORCPT ); Tue, 6 Nov 2018 11:06:12 -0500 X-UUID: 9776403abbe44efda9b5cfc48a6bb3ca-20181106 X-UUID: 9776403abbe44efda9b5cfc48a6bb3ca-20181106 Received: from mtkmrs01.mediatek.inc [(172.21.131.159)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 158577342; Tue, 06 Nov 2018 14:42:23 +0800 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs03n1.mediatek.inc (172.21.101.181) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Tue, 6 Nov 2018 14:42:22 +0800 Received: from mtkslt210.mediatek.inc (10.21.14.14) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Tue, 6 Nov 2018 14:42:22 +0800 From: Weiyi Lu To: Matthias Brugger , Stephen Boyd , Rob Herring CC: James Liao , Fan Chen , , , , , , Weiyi Lu Subject: [PATCH v1 00/11] Mediatek MT8183 clock and scpsys support Date: Tue, 6 Nov 2018 14:41:55 +0800 Message-ID: <20181106064206.17535-2-weiyi.lu@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20181106064206.17535-1-weiyi.lu@mediatek.com> References: <20181106064206.17535-1-weiyi.lu@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This series is based on v4.20-rc1 and most of changes are extracted from series below (clock/scpsys common changes for both MT8183 & MT6765) https://patchwork.kernel.org/patch/10528495/ (clock support of MT8183) https://patchwork.kernel.org/patch/10549891/ The whole series is composed of clock common changes for both MT8183 & MT6765 (PATCH 1-3), scpsys common changes for both MT8183 & MT6765 (PATCH 4), clock support of MT8183 (PATCH 5-8), and scpsys support of MT8183 (PATCH 9-11). Owen Chen (4): clk: mediatek: add new clkmux register API clk: mediatek: add new member to mtk_pll_data clk: mediatek: Disable tuner_en before change PLL rate soc: mediatek: add new flow for mtcmos power. Weiyi Lu (7): dt-bindings: ARM: Mediatek: Document bindings for MT8183 clk: mediatek: Add dt-bindings for MT8183 clocks clk: mediatek: Add flags support for mtk_gate data clk: mediatek: Add MT8183 clock support dt-bindings: soc: fix typo of MT8173 power dt-bindings dt-bindings: soc: Add MT8183 power dt-bindings soc: mediatek: Add MT8183 scpsys support .../arm/mediatek/mediatek,apmixedsys.txt | 1 + .../bindings/arm/mediatek/mediatek,audsys.txt | 1 + .../bindings/arm/mediatek/mediatek,camsys.txt | 22 + .../bindings/arm/mediatek/mediatek,imgsys.txt | 1 + .../arm/mediatek/mediatek,infracfg.txt | 1 + .../bindings/arm/mediatek/mediatek,ipu.txt | 43 + .../bindings/arm/mediatek/mediatek,mcucfg.txt | 1 + .../bindings/arm/mediatek/mediatek,mfgcfg.txt | 1 + .../bindings/arm/mediatek/mediatek,mmsys.txt | 1 + .../arm/mediatek/mediatek,topckgen.txt | 1 + .../arm/mediatek/mediatek,vdecsys.txt | 1 + .../arm/mediatek/mediatek,vencsys.txt | 1 + .../bindings/soc/mediatek/scpsys.txt | 14 + drivers/clk/mediatek/Kconfig | 75 + drivers/clk/mediatek/Makefile | 14 +- drivers/clk/mediatek/clk-gate.c | 5 +- drivers/clk/mediatek/clk-gate.h | 3 +- drivers/clk/mediatek/clk-mt8183-audio.c | 112 ++ drivers/clk/mediatek/clk-mt8183-cam.c | 75 + drivers/clk/mediatek/clk-mt8183-img.c | 75 + drivers/clk/mediatek/clk-mt8183-ipu0.c | 68 + drivers/clk/mediatek/clk-mt8183-ipu1.c | 68 + drivers/clk/mediatek/clk-mt8183-ipu_adl.c | 66 + drivers/clk/mediatek/clk-mt8183-ipu_conn.c | 155 ++ drivers/clk/mediatek/clk-mt8183-mfgcfg.c | 66 + drivers/clk/mediatek/clk-mt8183-mm.c | 128 ++ drivers/clk/mediatek/clk-mt8183-vdec.c | 84 ++ drivers/clk/mediatek/clk-mt8183-venc.c | 71 + drivers/clk/mediatek/clk-mt8183.c | 1334 +++++++++++++++++ drivers/clk/mediatek/clk-mtk.c | 3 +- drivers/clk/mediatek/clk-mtk.h | 3 + drivers/clk/mediatek/clk-mux.c | 252 ++++ drivers/clk/mediatek/clk-mux.h | 101 ++ drivers/clk/mediatek/clk-pll.c | 43 +- drivers/soc/mediatek/Makefile | 2 +- drivers/soc/mediatek/mtk-scpsys-ext.c | 102 ++ drivers/soc/mediatek/mtk-scpsys.c | 605 +++++++- include/dt-bindings/clock/mt8183-clk.h | 421 ++++++ include/dt-bindings/power/mt8173-power.h | 6 +- include/dt-bindings/power/mt8183-power.h | 26 + include/linux/soc/mediatek/scpsys-ext.h | 39 + 41 files changed, 4007 insertions(+), 84 deletions(-) create mode 100644 Documentation/devicetree/bindings/arm/mediatek/mediatek,camsys.txt create mode 100644 Documentation/devicetree/bindings/arm/mediatek/mediatek,ipu.txt create mode 100644 drivers/clk/mediatek/clk-mt8183-audio.c create mode 100644 drivers/clk/mediatek/clk-mt8183-cam.c create mode 100644 drivers/clk/mediatek/clk-mt8183-img.c create mode 100644 drivers/clk/mediatek/clk-mt8183-ipu0.c create mode 100644 drivers/clk/mediatek/clk-mt8183-ipu1.c create mode 100644 drivers/clk/mediatek/clk-mt8183-ipu_adl.c create mode 100644 drivers/clk/mediatek/clk-mt8183-ipu_conn.c create mode 100644 drivers/clk/mediatek/clk-mt8183-mfgcfg.c create mode 100644 drivers/clk/mediatek/clk-mt8183-mm.c create mode 100644 drivers/clk/mediatek/clk-mt8183-vdec.c create mode 100644 drivers/clk/mediatek/clk-mt8183-venc.c create mode 100644 drivers/clk/mediatek/clk-mt8183.c create mode 100644 drivers/clk/mediatek/clk-mux.c create mode 100644 drivers/clk/mediatek/clk-mux.h create mode 100644 drivers/soc/mediatek/mtk-scpsys-ext.c create mode 100644 include/dt-bindings/clock/mt8183-clk.h create mode 100644 include/dt-bindings/power/mt8183-power.h create mode 100644 include/linux/soc/mediatek/scpsys-ext.h -- 2.18.0