Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp1958243imu; Tue, 6 Nov 2018 07:00:52 -0800 (PST) X-Google-Smtp-Source: AJdET5dOGvjrcEQQZPk1NLsFxQwWt9BAqwpwfyZOmTIx/ON59Z2ekaMa51pcjitXsl/WH85WL+jZ X-Received: by 2002:a62:3a54:: with SMTP id h81-v6mr26289043pfa.119.1541516452833; Tue, 06 Nov 2018 07:00:52 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1541516452; cv=none; d=google.com; s=arc-20160816; b=C5KyLgaViL042xkNNPXSKtVvakLLa3x++SLWQwrIh2A3TQZxUTE9QwdHAXZp/7Bx0j e+T72g07EEqwvwEhd42ZaBvoaN9QxkhJFCQIA1lJqmi5OH0EvPq3MGUwtlo3PSo+CKCb 3z4MYL/d3b6U5cdlt2rbXjzTdoLGdIGj05OOm3jGNdr7W4OvDSyjGep65fN0KcnB2IxL oBm8wF23Zi6hTiOCqecbivjMR/EBPqsARVXLmdZGtGnuFOOcGdVfPrw96XFYKi3YCxUh CP43UCSFNsrp9yhyRyfahqL8gInyv37Mf/k3/jJEvZyhRXWf0VY9JvtEWPltBwiZHz0M c46A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dkim-signature; bh=JJNL3Neu3SfVjw1khgrCqtvFkSG2b/5akHq7tkxYu/8=; b=U+cCKZGucZL+gN5FG6ettt5feqexcsf72ZLbzxElWpu+dS78DjU9m+UrM860GlcisD GSx8P1wSjN8RYQYBQA+fvPwL4GiDeuKUoRp1VAXnrZWvKceL6VQR6Dm/XiJzHneL7IEN dB+MHGQ1iuYsu9cB8pCJqRM3PV6o8LeYWUPUF7kp/2n1bvdb3DTiMjoRrKeTK3D6gWVg yWrIufUdV70jvZkZO69tT7S1eDMtsm8c1t3c4PprlDq54ndzgDDCJ3nCQLUll4/CK2DF WJGiFnszUIrKo6SZg8tY11Gfes98asba7OEFSFO/ceVQIj1Da8XRDNBvPh0Pbsu5pl3o R7pg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=RGqN01Ss; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id o10-v6si45901077plk.295.2018.11.06.07.00.30; Tue, 06 Nov 2018 07:00:52 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=RGqN01Ss; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2389030AbeKGAXS (ORCPT + 99 others); Tue, 6 Nov 2018 19:23:18 -0500 Received: from mail-wm1-f51.google.com ([209.85.128.51]:52246 "EHLO mail-wm1-f51.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2388851AbeKGAXR (ORCPT ); Tue, 6 Nov 2018 19:23:17 -0500 Received: by mail-wm1-f51.google.com with SMTP id l66-v6so5331363wml.2 for ; Tue, 06 Nov 2018 06:57:40 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id; bh=JJNL3Neu3SfVjw1khgrCqtvFkSG2b/5akHq7tkxYu/8=; b=RGqN01SsHX12NyLzsgTiQz0n59uDG3TzYmAINMThRPQ85AQOwMsn48Ar9elt1j87b8 N1Z3huYbtjsJYq6A57dT4WxfnCvmH6V1FvExgCWniNvoFymv3NVs6m4oUshbxyfaHA/f ampTCzRomRtHFN/BCG2nFVNODBVD4+Yj/z/iwWAX/AS2DfcEtlDEUQpV0Jxso95IP1V6 v9mrcRsRPgdzO2zUbdZJMR6XTruTt7CNhxlbbo2XyiTth7k2U1qrhFUEU77dUo2Z19pD ohTgq6yTD7mtqhhPAuvekbdOdY8kz36ubMJkGjQhKZs/avgLQYnoGT0LCbvejnFNiF8t fhcA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=JJNL3Neu3SfVjw1khgrCqtvFkSG2b/5akHq7tkxYu/8=; b=VzvxnwW87KLlkEMFZAHhRggRMSwyCTeEQqoW97FXYgnBF/DKmMVrXIR4GqMMzr5Ya0 ECOKsRnqv6a16EEqQMzwk8pM/4FBxx90ichr4ZmzThKaNqHldNFaiLhuwE6WNFeYqwvk SZ8NyGSL/1h7GUJJeET68AYaW4GTbFWZW6nrDwfqVPDVA+jtvExmkbKceizS8t/FOZHF ruXX2OblXA0GEOpWZCXYxRfWDBbdxSOs8NjBvRaAaDIOkypWElqXf1/AGguU7Va1eSav k10g5z/dO7VNyJwgPl6fLggIyVB/VlTwSB/qtkFi4PakN7sb8qN2aSRLoR3G7GAXEW+R NEqA== X-Gm-Message-State: AGRZ1gJqWy375eZak3kA18GZQzg3qZ1l1P/jvQQE+pKf0F60rSus4RiD FqtEwHvdSqxqVwJrRHktrue6+Q== X-Received: by 2002:a1c:6c0f:: with SMTP id h15-v6mr2170552wmc.123.1541516259858; Tue, 06 Nov 2018 06:57:39 -0800 (PST) Received: from bender.baylibre.local ([90.63.244.31]) by smtp.gmail.com with ESMTPSA id y131-v6sm1825375wmc.16.2018.11.06.06.57.38 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 06 Nov 2018 06:57:39 -0800 (PST) From: Neil Armstrong To: jbrunet@baylibre.com Cc: Neil Armstrong , linux-clk@vger.kernel.org, linux-amlogic@lists.infradead.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 0/4] clk: meson: Add video clocks path Date: Tue, 6 Nov 2018 15:57:33 +0100 Message-Id: <1541516257-16157-1-git-send-email-narmstrong@baylibre.com> X-Mailer: git-send-email 2.7.4 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patchset is an attempt to handle the Amlogic Meson GX Video clock in the Common Clock Framework in order to move the video pipeline and HDMI controller clock management out of the Meson DRM Driver. In order : - Add support the VID_PLL fully programmable divider used right after the HDMI PLL clock source. - Fix the GXL HDMI PLL DCO - Add the video clock bindings covering all the video graphics pipeline and the HDMI controller. - Add the clocks entries used in the video clock path The vid_pll programmable divider is introduced in its R/O form right now, but will be extended to be R/W in a next iteration. All dividers are flagged with CLK_GET_RATE_NOCACHE, and all gates are flagged with CLK_IGNORE_UNUSED since they are currently directly handled by the Meson DRM Driver. Once the DRM Driver is fully migrated to using the Common Clock Framework to handle the video clock tree, the CLK_GET_RATE_NOCACHE and CLK_IGNORE_UNUSED will be dropped. Changes since v1 at [1]: - Fixed comments from Martin - Fixed GXL HDMI PLL DCO - Added the missing HDMI controller clock - Moved bindings to a separate patch - Updated the commit logs [1] https://lkml.kernel.org/r/1532079581-978-1-git-send-email-narmstrong@baylibre.com Neil Armstrong (4): clk: meson: Add vid_pll divider driver clk: meson-gxbb: Fix HDMI PLL for GXL SoCs dt-bindings: clk: meson-gxbb: Add Video clock bindings clk: meson-gxbb: Add video clocks drivers/clk/meson/Makefile | 2 +- drivers/clk/meson/clkc.h | 6 + drivers/clk/meson/gxbb.c | 773 +++++++++++++++++++++++++++++++++- drivers/clk/meson/gxbb.h | 26 +- drivers/clk/meson/vid-pll-div.c | 91 ++++ include/dt-bindings/clock/gxbb-clkc.h | 18 + 6 files changed, 911 insertions(+), 5 deletions(-) create mode 100644 drivers/clk/meson/vid-pll-div.c -- 2.7.4