Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Content-Type: text/plain; charset="utf-8"
MIME-Version: 1.0
Content-Transfer-Encoding: quoted-printable
To:     "mturquette@baylibre.com" <mturquette@baylibre.com>,
        Andy Tang <andy.tang@nxp.com>
From:   Stephen Boyd <sboyd@kernel.org>
In-Reply-To: <VI1PR04MB433328F4F568ED75019B2091F3C40@VI1PR04MB4333.eurprd04.prod.outlook.com>
Cc:     "linux-clk@vger.kernel.org" <linux-clk@vger.kernel.org>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>
References: <20181031074616.24412-1-andy.tang@nxp.com>
 <154152509666.88331.15573532526011434275@swboyd.mtv.corp.google.com>
 <VI1PR04MB433328F4F568ED75019B2091F3C40@VI1PR04MB4333.eurprd04.prod.outlook.com>
Message-ID: <154163319056.88331.16892071193758893138@swboyd.mtv.corp.google.com>
User-Agent: alot/0.7
Subject: RE: [PATCH v3] clk: qoriq: add more chips support
Date:   Wed, 07 Nov 2018 15:26:30 -0800
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk

Quoting Andy Tang (2018-11-06 16:52:19)
> Hi Stephen,
> =

> > -----Original Message-----
> > From: Stephen Boyd <sboyd@kernel.org>
> > Sent: 2018=E5=B9=B411=E6=9C=887=E6=97=A5 1:25
> > To: Andy Tang <andy.tang@nxp.com>; mturquette@baylibre.com
> > Cc: linux-clk@vger.kernel.org; linux-kernel@vger.kernel.org; Andy Tang
> > <andy.tang@nxp.com>
> > Subject: Re: [PATCH v3] clk: qoriq: add more chips support
> > =

> > Quoting Yuantian Tang (2018-10-31 00:46:16)
> > > diff --git a/drivers/clk/clk-qoriq.c b/drivers/clk/clk-qoriq.c index
> > > 4c30b6e..5baa9e0 100644
> > > --- a/drivers/clk/clk-qoriq.c
> > > +++ b/drivers/clk/clk-qoriq.c
> > > @@ -1418,12 +1418,23 @@ static void __init clockgen_init(struct
> > > device_node *np)
> > >
> > >  CLK_OF_DECLARE(qoriq_clockgen_1, "fsl,qoriq-clockgen-1.0",
> > > clockgen_init);  CLK_OF_DECLARE(qoriq_clockgen_2,
> > > "fsl,qoriq-clockgen-2.0", clockgen_init);
> > > +CLK_OF_DECLARE(qoriq_clockgen_b4420, "fsl,b4420-clockgen",
> > > +clockgen_init); CLK_OF_DECLARE(qoriq_clockgen_b4860,
> > > +"fsl,b4860-clockgen", clockgen_init);
> > >  CLK_OF_DECLARE(qoriq_clockgen_ls1012a, "fsl,ls1012a-clockgen",
> > > clockgen_init);  CLK_OF_DECLARE(qoriq_clockgen_ls1021a,
> > > "fsl,ls1021a-clockgen", clockgen_init);
> > > CLK_OF_DECLARE(qoriq_clockgen_ls1043a, "fsl,ls1043a-clockgen",
> > > clockgen_init);  CLK_OF_DECLARE(qoriq_clockgen_ls1046a,
> > > "fsl,ls1046a-clockgen", clockgen_init);
> > > CLK_OF_DECLARE(qoriq_clockgen_ls1088a, "fsl,ls1088a-clockgen",
> > > clockgen_init);  CLK_OF_DECLARE(qoriq_clockgen_ls2080a,
> > > "fsl,ls2080a-clockgen", clockgen_init);
> > > +CLK_OF_DECLARE(qoriq_clockgen_p2041, "fsl,p2041-clockgen",
> > > +clockgen_init); CLK_OF_DECLARE(qoriq_clockgen_p3041,
> > > +"fsl,p3041-clockgen", clockgen_init);
> > > +CLK_OF_DECLARE(qoriq_clockgen_p4080, "fsl,p4080-clockgen",
> > > +clockgen_init); CLK_OF_DECLARE(qoriq_clockgen_p5020,
> > > +"fsl,p5020-clockgen", clockgen_init);
> > > +CLK_OF_DECLARE(qoriq_clockgen_p5040, "fsl,p5040-clockgen",
> > > +clockgen_init); CLK_OF_DECLARE(qoriq_clockgen_t1023,
> > > +"fsl,t1023-clockgen", clockgen_init);
> > > +CLK_OF_DECLARE(qoriq_clockgen_t1040, "fsl,t1040-clockgen",
> > > +clockgen_init); CLK_OF_DECLARE(qoriq_clockgen_t2080,
> > > +"fsl,t2080-clockgen", clockgen_init);
> > > +CLK_OF_DECLARE(qoriq_clockgen_t4240, "fsl,t4240-clockgen",
> > > +clockgen_init);
> > =

> > Some of these compatibles aren't documented. What happened to the
> > binding patch to add more compatible strings?
> Nothing happened. Binding patch will be merged to PowerPC tree soon. But =
it will take time to
> get to mainline tree or your tree.
> =


Ok. So I'll just merge this patch into clk-next then. Thanks!