Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
MIME-Version: 1.0
References: <20181107194858.9380-1-bigeasy@linutronix.de> <CANRm+CzcHMM+YJEuowxK5gP71uMSCL_G0iDdaUV09m28p=ptHQ@mail.gmail.com>
In-Reply-To: <CANRm+CzcHMM+YJEuowxK5gP71uMSCL_G0iDdaUV09m28p=ptHQ@mail.gmail.com>
From:   "Jason A. Donenfeld" <Jason@zx2c4.com>
Date:   Sun, 11 Nov 2018 22:26:37 -0500
Message-ID: <CAHmME9ot0MiNoW2dRbbHyjenmZnhMZ3N96rymcUYPyKkT2uzDg@mail.gmail.com>
Subject: Re: [PATCH v4] x86: load FPU registers on return to userland
To:     kernellwp@gmail.com
Cc:     Sebastian Siewior <bigeasy@linutronix.de>,
        LKML <linux-kernel@vger.kernel.org>, X86 ML <x86@kernel.org>,
        Andrew Lutomirski <luto@kernel.org>,
        Paolo Bonzini <pbonzini@redhat.com>, rkrcmar@redhat.com,
        KVM list <kvm@vger.kernel.org>,
        Rik van Riel <riel@surriel.com>, dave.hansen@linux.intel.com
Content-Type: text/plain; charset="UTF-8"
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk

On Sun, Nov 11, 2018 at 10:02 PM Wanpeng Li <kernellwp@gmail.com> wrote:
> On Thu, 8 Nov 2018 at 03:55, Sebastian Andrzej Siewior
> <bigeasy@linutronix.de> wrote:
> >
> > This is a refurbished series originally started by by Rik van Riel. The
> > goal is load the FPU registers on return to userland and not on every
> > context switch. By this optimisation we can:
> > - avoid loading the registers if the task stays in kernel and does
> >   not return to userland
> > - make kernel_fpu_begin() cheaper: it only saves the registers on the
> >   first invocation. The second invocation does not need save them again.
>
> Do you have any performance data?

In WireGuard, the savings in not having to
save/restore/save/restore/save/restore the registers winds up being in
the order of hundreds of megabits.