Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp7953042imu; Thu, 15 Nov 2018 04:19:59 -0800 (PST) X-Google-Smtp-Source: AJdET5f1TBL0H8ktXWld9lStLvq3UaphA01LDN6LNX7A2CEhcpDWP3gi6uS+KMmOti8LaBdxZD1y X-Received: by 2002:a63:9dca:: with SMTP id i193-v6mr5233644pgd.98.1542284399944; Thu, 15 Nov 2018 04:19:59 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1542284399; cv=none; d=google.com; s=arc-20160816; b=hs4Uk/PPygImhIydohsgTG28BXUWtyc8sO+QA8cnauW8MBHWbSrQHwjtB7m4G59T6T Ko8xAswDsuYpS/lFgcTJOLIt7diVIFVUCJVX5Eagx5bcuUkdWgtcZyw17ORHXH1u3fVf FHj4Cf9hu1p+zT9VVx8Julg1pm1eMnT7GFfGRKoAlUg4QlCdPe7zFj9nkhckhZM1/R4K oIN7cPA0LMCEzOyJNTYWS8EXSIUEUjE/MQNiWhq7D/aDgpo4QFeNNlNI3lVrrkqXFQVf dHdwWoOyKpf3aiJoUzHgAeKrSjTCJ/Q5LIWkkilIUDJlepWtGSQI4ULMpqdaA/pBnL0g kIpg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:subject:cc :to:from; bh=vhD34ebznCIpjXCYdR7rjnL9Vy91BJEp5svPSgXN4s4=; b=oRwpB4wDgAJmdN9ByXQMk4SADu3E2BSLLcYrYXPMYn3V9+4C5mhsy4nV/bfNjL0I1A Os9pjWP29cMyQNR4aGjh9BKeedz4Hs/LiNyJcW6fusBCdt7vwFIt7BA2eBkRuK2R+9jV jHND9in4O9nXW6Z+RzgVcezmDXzDsNfiq6+bSxl8MyVgucr9lHgPzHNJtrTBrInHY0Zq EcFP77G2QK2LTn+X3MPhL9PXPHO38VGUdK8ojatfpZD4LzimuI9B7XNyqJcby2vA+DWJ NfbMdmhxw+z7FboEkCXSiWDFl5cbAx1eFxJ0HzwEpRVAOJCKUEpZ9yUvCeBXTdsQacZ7 mlDg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id e189si7690843pfc.202.2018.11.15.04.19.45; Thu, 15 Nov 2018 04:19:59 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2387989AbeKOW02 (ORCPT + 99 others); Thu, 15 Nov 2018 17:26:28 -0500 Received: from mail-sh2.amlogic.com ([58.32.228.45]:23175 "EHLO mail-sh2.amlogic.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728950AbeKOW02 (ORCPT ); Thu, 15 Nov 2018 17:26:28 -0500 Received: from localhost.localdomain (10.18.11.217) by mail-sh2.amlogic.com (10.18.11.6) with Microsoft SMTP Server id 15.0.1320.4; Thu, 15 Nov 2018 20:18:49 +0800 From: Jianxin Pan To: Jerome Brunet , Neil Armstrong CC: Jianxin Pan , Kevin Hilman , Carlo Caione , Michael Turquette , Stephen Boyd , Rob Herring , Miquel Raynal , Boris Brezillon , Martin Blumenstingl , Yixun Lan , Liang Yang , Jian Hu , Qiufang Dai , Hanjie Lin , Victor Wan , , , , , Subject: [PATCH v7 0/4] clk: meson: add a sub EMMC clock controller support Date: Thu, 15 Nov 2018 20:18:28 +0800 Message-ID: <1542284312-55418-1-git-send-email-jianxin.pan@amlogic.com> X-Mailer: git-send-email 1.9.1 MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.18.11.217] Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This driver will add a MMC clock controller driver support. The original idea about adding a clock controller is during the discussion in the NAND driver mainline effort[1]. This driver is tested in the S400 board (AXG platform) with NAND driver. Changes since v6 [7]: - add one based support for sclk divier - alloc sclk in probe for multiple instance - fix coding styles Changes since v5 [6]: - remove divider ops with .init and use sclk_div instead - drop CLK_DIVIDER_ROUND_CLOSEST in mux and div - drop the useless type cast Changes since v4 [5]: - use struct parm in phase delay driver - remove 0 delay releted part in phase delay driver - don't rebuild the parent name once again - add divider ops with .init Changes since v3 [4]: - separate clk-phase-delay driver - replace clk_get_rate() with clk_hw_get_rate() - collect Rob's R-Y - drop 'meson-' prefix from compatible string Changes since v2 [3]: - squash dt-binding clock-id patch - update license - fix alignment - construct a clk register helper() function Changes since v1 [2]: - implement phase clock - update compatible name - adjust file name - divider probe() into small functions, and re-use them [1] https://lkml.kernel.org/r/20180628090034.0637a062@xps13 [2] https://lkml.kernel.org/r/20180703145716.31860-1-yixun.lan@amlogic.com [3] https://lkml.kernel.org/r/20180710163658.6175-1-yixun.lan@amlogic.com [4] https://lkml.kernel.org/r/20180712211244.11428-1-yixun.lan@amlogic.com [5] https://lkml.kernel.org/r/20180809070724.11935-4-yixun.lan@amlogic.com [6] https://lkml.kernel.org/r/1539839245-13793-1-git-send-email-jianxin.pan@amlogic.com [7] https://lkml.kernel.org/r/1541089855-19356-1-git-send-email-jianxin.pan@amlogic.com Yixun Lan (3): clk: meson: add emmc sub clock phase delay driver clk: meson: add DT documentation for emmc clock controller clk: meson: add sub MMC clock controller driver clk: meson: add one based divider support for sclk divider .../devicetree/bindings/clock/amlogic,mmc-clkc.txt | 39 +++ drivers/clk/meson/Kconfig | 10 + drivers/clk/meson/Makefile | 3 +- drivers/clk/meson/clk-phase-delay.c | 64 +++++ drivers/clk/meson/clkc-audio.h | 1 + drivers/clk/meson/clkc.h | 13 + drivers/clk/meson/mmc-clkc.c | 313 +++++++++++++++++++++ drivers/clk/meson/sclk-div.c | 28 +- include/dt-bindings/clock/amlogic,mmc-clkc.h | 17 ++ 9 files changed, 477 insertions(+), 11 deletions(-) create mode 100644 Documentation/devicetree/bindings/clock/amlogic,mmc-clkc.txt create mode 100644 drivers/clk/meson/clk-phase-delay.c create mode 100644 drivers/clk/meson/mmc-clkc.c create mode 100644 include/dt-bindings/clock/amlogic,mmc-clkc.h -- 1.9.1