Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp8177605imu; Thu, 15 Nov 2018 07:44:12 -0800 (PST) X-Google-Smtp-Source: AJdET5duFx09h2hDQVh2i0gIPhRB9Lq0A0WMngbrt7La2AAc2+d4PRTG2gj+GVl190OgDSHnBu1b X-Received: by 2002:a62:35c2:: with SMTP id c185-v6mr7015824pfa.82.1542296652522; Thu, 15 Nov 2018 07:44:12 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1542296652; cv=none; d=google.com; s=arc-20160816; b=IBfYrxHuE9Yb2TPCMQhtkwvgKYkhp8+mcPGZuD9KjtSM/U6UHJfJ94VXCvxfFznZYs YI91VwgAUxxaGxkwFzVcPqgoukLq3zm9iqTjZSzcIkusMyMQ/zY121iIgQJ0Jf8Cvq0m a92Ko2jGro17mpX3xWJRpWuBlsyQcnMyte31jH7dKJRIl4ZImeMnHCYXxqoVHVOaiMOe /V/hyN1ln0VKQm9PzjMTQgkt98/TiqbqpaT5j98joKap5ReUfuQx69BAaPkw0gosndQT 8l3ZZKX+XwtEm7ZaZRk+1o4bttOpLnhlIK1gcWBqtO9up1haNtj0lD4VqfFO/oRvYO8c PrEw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:autocrypt:openpgp:from:references:cc:to:subject; bh=cvQkT6llJKUNm4K9T5zo8LiVRzj8V2U5gbNCFPSuLWw=; b=A1Q0JgegJrxaYBIhBZ3OyRJTs76KKGGsa2ZE/AJzvXzUczDMwbYEWSwGVjkUhSfSWY DmMulvsIMbqPDewdChUMv47Q4aMOS91SHofJ5Bg9s9VjqXvljt0n6KMWVt7Z3eJ/OFNX oxq2nuzfQkjkevy7VBdElLKdSlF9GobWHUfHyMK3IIjpu+cH3nTqU9ng3xdDWIAW4qkg dSoq7DH8aX/pYbLFeiHZNHr6GPK6lGj403axbhcNb7m1MvzHLrj+Vfj+SMHATEB14JEj 0+HECPHX1kVf21rTgG1x2fwNxixFWkrSwo2GytTYBrZP62BwNtReTW+NF/FEhOUqacvw k68w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 30si26045946pgr.396.2018.11.15.07.43.56; Thu, 15 Nov 2018 07:44:12 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2388573AbeKPBsn (ORCPT + 99 others); Thu, 15 Nov 2018 20:48:43 -0500 Received: from mga11.intel.com ([192.55.52.93]:48968 "EHLO mga11.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726432AbeKPBsm (ORCPT ); Thu, 15 Nov 2018 20:48:42 -0500 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from fmsmga003.fm.intel.com ([10.253.24.29]) by fmsmga102.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 15 Nov 2018 07:40:23 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.56,236,1539673200"; d="scan'208";a="96560126" Received: from jlpingle-mobl.amr.corp.intel.com (HELO [10.251.6.38]) ([10.251.6.38]) by FMSMGA003.fm.intel.com with ESMTP; 15 Nov 2018 07:40:22 -0800 Subject: Re: [PATCH v3 1/2] x86/fpu: track AVX-512 usage of tasks To: Aubrey Li , tglx@linutronix.de, mingo@redhat.com, peterz@infradead.org, hpa@zytor.com Cc: ak@linux.intel.com, tim.c.chen@linux.intel.com, arjan@linux.intel.com, linux-kernel@vger.kernel.org, Aubrey Li References: <1542236407-4323-1-git-send-email-aubrey.li@intel.com> From: Dave Hansen Openpgp: preference=signencrypt Autocrypt: addr=dave.hansen@intel.com; keydata= xsFNBE6HMP0BEADIMA3XYkQfF3dwHlj58Yjsc4E5y5G67cfbt8dvaUq2fx1lR0K9h1bOI6fC oAiUXvGAOxPDsB/P6UEOISPpLl5IuYsSwAeZGkdQ5g6m1xq7AlDJQZddhr/1DC/nMVa/2BoY 2UnKuZuSBu7lgOE193+7Uks3416N2hTkyKUSNkduyoZ9F5twiBhxPJwPtn/wnch6n5RsoXsb ygOEDxLEsSk/7eyFycjE+btUtAWZtx+HseyaGfqkZK0Z9bT1lsaHecmB203xShwCPT49Blxz VOab8668QpaEOdLGhtvrVYVK7x4skyT3nGWcgDCl5/Vp3TWA4K+IofwvXzX2ON/Mj7aQwf5W iC+3nWC7q0uxKwwsddJ0Nu+dpA/UORQWa1NiAftEoSpk5+nUUi0WE+5DRm0H+TXKBWMGNCFn c6+EKg5zQaa8KqymHcOrSXNPmzJuXvDQ8uj2J8XuzCZfK4uy1+YdIr0yyEMI7mdh4KX50LO1 pmowEqDh7dLShTOif/7UtQYrzYq9cPnjU2ZW4qd5Qz2joSGTG9eCXLz5PRe5SqHxv6ljk8mb ApNuY7bOXO/A7T2j5RwXIlcmssqIjBcxsRRoIbpCwWWGjkYjzYCjgsNFL6rt4OL11OUF37wL QcTl7fbCGv53KfKPdYD5hcbguLKi/aCccJK18ZwNjFhqr4MliQARAQABzShEYXZpZCBDaHJp c3RvcGhlciBIYW5zZW4gPGRhdmVAc3I3MS5uZXQ+wsF7BBMBAgAlAhsDBgsJCAcDAgYVCAIJ CgsEFgIDAQIeAQIXgAUCTo3k0QIZAQAKCRBoNZUwcMmSsMO2D/421Xg8pimb9mPzM5N7khT0 2MCnaGssU1T59YPE25kYdx2HntwdO0JA27Wn9xx5zYijOe6B21ufrvsyv42auCO85+oFJWfE K2R/IpLle09GDx5tcEmMAHX6KSxpHmGuJmUPibHVbfep2aCh9lKaDqQR07gXXWK5/yU1Dx0r VVFRaHTasp9fZ9AmY4K9/BSA3VkQ8v3OrxNty3OdsrmTTzO91YszpdbjjEFZK53zXy6tUD2d e1i0kBBS6NLAAsqEtneplz88T/v7MpLmpY30N9gQU3QyRC50jJ7LU9RazMjUQY1WohVsR56d ORqFxS8ChhyJs7BI34vQusYHDTp6PnZHUppb9WIzjeWlC7Jc8lSBDlEWodmqQQgp5+6AfhTD kDv1a+W5+ncq+Uo63WHRiCPuyt4di4/0zo28RVcjtzlGBZtmz2EIC3vUfmoZbO/Gn6EKbYAn rzz3iU/JWV8DwQ+sZSGu0HmvYMt6t5SmqWQo/hyHtA7uF5Wxtu1lCgolSQw4t49ZuOyOnQi5 f8R3nE7lpVCSF1TT+h8kMvFPv3VG7KunyjHr3sEptYxQs4VRxqeirSuyBv1TyxT+LdTm6j4a mulOWf+YtFRAgIYyyN5YOepDEBv4LUM8Tz98lZiNMlFyRMNrsLV6Pv6SxhrMxbT6TNVS5D+6 UorTLotDZKp5+M7BTQRUY85qARAAsgMW71BIXRgxjYNCYQ3Xs8k3TfAvQRbHccky50h99TUY sqdULbsb3KhmY29raw1bgmyM0a4DGS1YKN7qazCDsdQlxIJp9t2YYdBKXVRzPCCsfWe1dK/q 66UVhRPP8EGZ4CmFYuPTxqGY+dGRInxCeap/xzbKdvmPm01Iw3YFjAE4PQ4hTMr/H76KoDbD cq62U50oKC83ca/PRRh2QqEqACvIH4BR7jueAZSPEDnzwxvVgzyeuhwqHY05QRK/wsKuhq7s UuYtmN92Fasbxbw2tbVLZfoidklikvZAmotg0dwcFTjSRGEg0Gr3p/xBzJWNavFZZ95Rj7Et db0lCt0HDSY5q4GMR+SrFbH+jzUY/ZqfGdZCBqo0cdPPp58krVgtIGR+ja2Mkva6ah94/oQN lnCOw3udS+Eb/aRcM6detZr7XOngvxsWolBrhwTQFT9D2NH6ryAuvKd6yyAFt3/e7r+HHtkU kOy27D7IpjngqP+b4EumELI/NxPgIqT69PQmo9IZaI/oRaKorYnDaZrMXViqDrFdD37XELwQ gmLoSm2VfbOYY7fap/AhPOgOYOSqg3/Nxcapv71yoBzRRxOc4FxmZ65mn+q3rEM27yRztBW9 AnCKIc66T2i92HqXCw6AgoBJRjBkI3QnEkPgohQkZdAb8o9WGVKpfmZKbYBo4pEAEQEAAcLB XwQYAQIACQUCVGPOagIbDAAKCRBoNZUwcMmSsJeCEACCh7P/aaOLKWQxcnw47p4phIVR6pVL e4IEdR7Jf7ZL00s3vKSNT+nRqdl1ugJx9Ymsp8kXKMk9GSfmZpuMQB9c6io1qZc6nW/3TtvK pNGz7KPPtaDzvKA4S5tfrWPnDr7n15AU5vsIZvgMjU42gkbemkjJwP0B1RkifIK60yQqAAlT YZ14P0dIPdIPIlfEPiAWcg5BtLQU4Wg3cNQdpWrCJ1E3m/RIlXy/2Y3YOVVohfSy+4kvvYU3 lXUdPb04UPw4VWwjcVZPg7cgR7Izion61bGHqVqURgSALt2yvHl7cr68NYoFkzbNsGsye9ft M9ozM23JSgMkRylPSXTeh5JIK9pz2+etco3AfLCKtaRVysjvpysukmWMTrx8QnI5Nn5MOlJj 1Ov4/50JY9pXzgIDVSrgy6LYSMc4vKZ3QfCY7ipLRORyalFDF3j5AGCMRENJjHPD6O7bl3Xo 4DzMID+8eucbXxKiNEbs21IqBZbbKdY1GkcEGTE7AnkA3Y6YB7I/j9mQ3hCgm5muJuhM/2Fr OPsw5tV/LmQ5GXH0JQ/TZXWygyRFyyI2FqNTx4WHqUn3yFj8rwTAU1tluRUYyeLy0ayUlKBH ybj0N71vWO936MqP6haFERzuPAIpxj2ezwu0xb1GjTk4ynna6h5GjnKgdfOWoRtoWndMZxbA z5cecg== Message-ID: <6f8a7b97-d889-ce77-b5ad-d03dbf4986b0@intel.com> Date: Thu, 15 Nov 2018 07:40:22 -0800 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.2.1 MIME-Version: 1.0 In-Reply-To: <1542236407-4323-1-git-send-email-aubrey.li@intel.com> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 11/14/18 3:00 PM, Aubrey Li wrote: > AVX-512 component has 3 states, only Hi16_ZMM state causes notable > frequency drop. Add per task Hi16_ZMM state tracking to context switch. Just curious, but is there any public documentation of this? It seems really odd to me that something using the same AVX-512 instructions on some low-numbered registers would behave differently than the same instructions on some high-numbered registers. I'm not saying this is wrong, but it's certainly counter-intuitive and I think that begs for some more explanation. > The tracking turns on the usage flag immediately, but requires 3 > consecutive context switches with no usage to clear it. This decay is > required because of AVX-512 using tasks could set Hi16_ZMM state back > to the init state themselves. It would be nice to not assume that folks reading this changelog know what XSAVE 'init states' are. In fact, that comment you have in the function below would be great here, but probably shouldn't be in the comment. I would say it even more strongly than that: Part of the best practices for using AVX-512 is to use the VZEROUPPER instruction to zero out some state when the AVX-512 operation is finished. Unlike all the other FPU and AVX state before it, this means that the Hi16_ZMM is expected to frequently transition back to the "init state" in normal use. This might cause this detection mechanism to frequently miss tasks that actually use AVX-512. To fix that, add a decay. > Signed-off-by: Aubrey Li > Cc: Peter Zijlstra > Cc: Andi Kleen > Cc: Tim Chen > Cc: Dave Hansen > Cc: Arjan van de Ven > --- > arch/x86/include/asm/fpu/internal.h | 26 ++++++++++++++++++++++++++ > arch/x86/include/asm/fpu/types.h | 9 +++++++++ > 2 files changed, 35 insertions(+) > > diff --git a/arch/x86/include/asm/fpu/internal.h b/arch/x86/include/asm/fpu/internal.h > index a38bf5a..f382449 100644 > --- a/arch/x86/include/asm/fpu/internal.h > +++ b/arch/x86/include/asm/fpu/internal.h > @@ -275,6 +275,31 @@ static inline void copy_fxregs_to_kernel(struct fpu *fpu) > : "D" (st), "m" (*st), "a" (lmask), "d" (hmask) \ > : "memory") > > +#define HI16ZMM_STATE_DECAY_COUNT 3 > +/* > + * This function is called during context switch to update Hi16_ZMM state > + */ > +static inline void update_hi16zmm_state(struct fpu *fpu) > +{ > + /* > + * XSAVE header contains a state-component bitmap(xfeatures), > + * which allows software to discover the state of the init > + * optimization used by XSAVEOPT and XSAVES. I don't think we need the XSAVE background here. Can you put this in the changelog? > + * Hi16_ZMM state(one state of AVX-512 component) is tracked here > + * because its usage could cause notable core turbo frequency drop. I'd leave just this part of the comment. > + * AVX512-using tasks could set Hi16_ZMM state back to the init > + * state themselves. Thus, this tracking mechanism can miss. Can you make this a stronger statement, just like the changelog? > + * The decay usage ensures that false-negatives do not immediately > + * make a task be considered as not using Hi16_ZMM registers. > + */ To ensure that false-negatives do not immediately show up, decay the usage count over time. > + * > + * Records the usage of the upper 16 AVX512 registers: ZMM16-ZMM31. > + * A value of non-zero is used to indicate whether there is valid > + * state in these AVX512 registers. > + */ > > /* > + * @hi16zmm_usage: > + * > + * Records the usage of the upper 16 AVX512 registers: ZMM16-ZMM31. > + * A value of non-zero is used to indicate whether there is valid > + * state in these AVX512 registers. > + */ > + unsigned char hi16zmm_usage; > + Nit: With the decay, this does not indicate register state. It indicates whether the registers recently had state.