Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp2201751imu; Sun, 18 Nov 2018 18:26:26 -0800 (PST) X-Google-Smtp-Source: AJdET5dGYBx7ZqRV559ZOwTXEmmaEcrE1FKkyIXLYnz2LCM0Ds1elZvZ17SEV0PG0KymSAiZzW4r X-Received: by 2002:a63:e950:: with SMTP id q16mr18453103pgj.138.1542594386664; Sun, 18 Nov 2018 18:26:26 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1542594386; cv=none; d=google.com; s=arc-20160816; b=PSLiOjtibv/Xkc3nKt+60FqvypUenqFFPnx1lgagffcA022xISuOE8kE7TygnoqhMw a/2QGQjpRBuNhXFmPpXlrtACcemCmZZbJl1lbUUcforEnmnw6oawXAFx69ewlPfDifg6 CX4FXe91s28k46z6OJWG7cNm2KDTPE+5Re/Kp5qpOns/AVqxS8lq8qAC6EKwaGc+iZh+ s4URWqlyri9/IGvXkdYJs8ExeZCkVawh2BV4fWbO+qCN4BMGUSNKfmhBg70yzoOuTVyi qLid83+AgYJEvMuVxn8fXnClaSPp8v8AinwQDjgm3jO92pmoyyUwso2f+racJheXID4e 5Szw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:date:subject:from:references:in-reply-to :message-id:cc:to; bh=qjkq+Z0miejzafUzrdLoA9N+HNzpLt50MMJBlJzFAew=; b=J9eiREBsyhKNZ4WDw39fTErl3GYQBkpphsjEXiyiiBa43nyvOVcRwFGR4j+eeSpyp0 J6k248kRRhe03bIOLoZTy7W56hXkpDkkp6EipRXnhaJMWQ2nGgz42Cb0khUjMGAlA6Gb KDj1hFtG6jd3PeDEljjFDU7AfAFGv2GrkFq/r1E4KMkzLAQw+oan40E/Ea7GpUb2Whsa NxwUHL+7cprCcYlLP0JaNO2bMp51AY7BRYWXBwsZ+3612wnPGL9BAwFzFWpeHJLWZ3l1 MfOr+2oQ3UPu/f6vhK/YK5srK3W6F8Q34meYOg8sPNvWC89VYf0pVSYkjqxvK/8o0/BZ 2nnQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id i13si20393514pgi.260.2018.11.18.18.25.58; Sun, 18 Nov 2018 18:26:26 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728305AbeKSLol (ORCPT + 99 others); Mon, 19 Nov 2018 06:44:41 -0500 Received: from kvm5.telegraphics.com.au ([98.124.60.144]:49298 "EHLO kvm5.telegraphics.com.au" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728061AbeKSLoS (ORCPT ); Mon, 19 Nov 2018 06:44:18 -0500 Received: by kvm5.telegraphics.com.au (Postfix, from userid 502) id 53B0129DF7; Sun, 18 Nov 2018 20:22:18 -0500 (EST) To: Geert Uytterhoeven Cc: Andreas Schwab , Arnd Bergmann , Stephen N Chivers , Thomas Gleixner , Daniel Lezcano , Michael Schmitz , John Stultz , Linus Walleij , linux-m68k@lists.linux-m68k.org, linux-kernel@vger.kernel.org Message-Id: <9c839d3258d855fab2ba73cece5d982e28a7ca6e.1542589838.git.fthain@telegraphics.com.au> In-Reply-To: References: From: Finn Thain Subject: [RFC PATCH v2 13/14] m68k: mvme16x: Convert to clocksource API Date: Mon, 19 Nov 2018 12:10:38 +1100 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add a platform clocksource by adapting the existing arch_gettimeoffset implementation. Signed-off-by: Finn Thain Acked-by: Linus Walleij --- Changed since v1: - Moved clk_total access to within the irq lock. --- arch/m68k/mvme16x/config.c | 39 +++++++++++++++++++++++++++++++------- 1 file changed, 32 insertions(+), 7 deletions(-) diff --git a/arch/m68k/mvme16x/config.c b/arch/m68k/mvme16x/config.c index 8bafa6a37593..2c109ee2a1a5 100644 --- a/arch/m68k/mvme16x/config.c +++ b/arch/m68k/mvme16x/config.c @@ -19,6 +19,7 @@ #include #include #include +#include #include #include #include @@ -343,6 +344,21 @@ static irqreturn_t mvme16x_abort_int (int irq, void *dev_id) return IRQ_HANDLED; } +static u64 mvme16x_read_clk(struct clocksource *cs); + +static struct clocksource mvme16x_clk = { + .name = "pcc", + .rating = 250, + .read = mvme16x_read_clk, + .mask = CLOCKSOURCE_MASK(32), + .flags = CLOCK_SOURCE_IS_CONTINUOUS, +}; + +static u32 clk_total; + +#define PCC_TIMER_CLOCK_FREQ 1000000 +#define PCC_TIMER_CYCLES (PCC_TIMER_CLOCK_FREQ / HZ) + static irqreturn_t mvme16x_timer_int (int irq, void *dev_id) { irq_handler_t timer_routine = dev_id; @@ -350,6 +366,7 @@ static irqreturn_t mvme16x_timer_int (int irq, void *dev_id) local_irq_save(flags); *(volatile unsigned char *)0xfff4201b |= 8; + clk_total += PCC_TIMER_CYCLES; timer_routine(0, NULL); local_irq_restore(flags); @@ -363,13 +380,15 @@ void mvme16x_sched_init (irq_handler_t timer_routine) /* Using PCCchip2 or MC2 chip tick timer 1 */ *(volatile unsigned long *)0xfff42008 = 0; - *(volatile unsigned long *)0xfff42004 = 10000; /* 10ms */ + *(volatile unsigned long *)0xfff42004 = PCC_TIMER_CYCLES; *(volatile unsigned char *)0xfff42017 |= 3; *(volatile unsigned char *)0xfff4201b = 0x16; - if (request_irq(MVME16x_IRQ_TIMER, mvme16x_timer_int, 0, - "timer", timer_routine)) + if (request_irq(MVME16x_IRQ_TIMER, mvme16x_timer_int, IRQF_TIMER, "timer", + timer_routine)) panic ("Couldn't register timer int"); + clocksource_register_hz(&mvme16x_clk, PCC_TIMER_CLOCK_FREQ); + if (brdno == 0x0162 || brdno == 0x172) irq = MVME162_IRQ_ABORT; else @@ -379,11 +398,17 @@ void mvme16x_sched_init (irq_handler_t timer_routine) panic ("Couldn't register abort int"); } - -/* This is always executed with interrupts disabled. */ -u32 mvme16x_gettimeoffset(void) +static u64 mvme16x_read_clk(struct clocksource *cs) { - return (*(volatile u32 *)0xfff42008) * 1000; + unsigned long flags; + u32 ticks; + + local_irq_save(flags); + ticks = *(volatile u32 *)0xfff42008; + ticks += clk_total; + local_irq_restore(flags); + + return ticks; } int bcd2int (unsigned char b) -- 2.18.1