Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp2941507imu; Mon, 19 Nov 2018 08:23:04 -0800 (PST) X-Google-Smtp-Source: AFSGD/WNKDDmOn1/6fApgFS1PaQTBt9OdmikIO18zD2zy9wlgdaiuAmwAofD/BB87ubd3POuy0oD X-Received: by 2002:a17:902:4827:: with SMTP id s36mr3880891pld.168.1542644584887; Mon, 19 Nov 2018 08:23:04 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1542644584; cv=none; d=google.com; s=arc-20160816; b=wJGff0pigTWu5c3omvnCUGxoIoHKW+qgr3DoLkIK3IiKMNVwpByvwZ4CE51sWjniZB ZVyx4JYCRv5dBEijNMyNhjb2P8A0ee1gy1/gEJIxjr/Y9LTm4hsdMbWWd8vFu+2PCWd9 CSIb8VJHlBFHiDgEgRn47ztyT0L7pFSD8TiN46Iyxr+NkVQnouazwEJ50UZBD4eNDE9F FsHmtI5cYP07vlowbZZJdjPp9A4fE1kJoLF4O+NesAPRrf3wpoe996x/NuNgsaYrTqQ8 OSu89W6dvau4z/JWY+xV8w1seH48Pi1kkkepY0YdoNjAfNSwriiuxDMWbDji8XzKS/af B3yA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=4/af+vB/D4zxjb71SGna9fBs1kWEkkQu+J/6ALQdH8k=; b=Cxpn6SGxHboONBKapDurO6cle6nQ1dBZ2vRj/ny0jb+yflDrKNnDraIDNjKXySawLb 6giVbtSFmtf1iEKBl3T2Px/9ckuy2kbesEhqIn8LKC6fNDe0Cm+F4vyzWmLIJK73OnSv MWpFiy5Rr7SghSEqAJCgJD4ey6I52Fq5hPyVZDbyxfJh6Wshp7LKn+9s1HAQfK3R5Hq/ juKZklks2VgHuwXdrGB4hOyYYS0l2i6c6kAjhAAiUFhpbSwlbQhlKuACkl74l1m7pDeV wLh+Y72GVbGffAf/Wi8c0JKVNDGBuhHyIlFhH0NctizNCbvMd+pj1iWad/zQoWiXhPg+ n5kg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id h36si38773510pgm.200.2018.11.19.08.22.49; Mon, 19 Nov 2018 08:23:04 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730066AbeKTCoD (ORCPT + 99 others); Mon, 19 Nov 2018 21:44:03 -0500 Received: from mga14.intel.com ([192.55.52.115]:3499 "EHLO mga14.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729865AbeKTCoD (ORCPT ); Mon, 19 Nov 2018 21:44:03 -0500 X-Amp-Result: UNKNOWN X-Amp-Original-Verdict: FILE UNKNOWN X-Amp-File-Uploaded: False Received: from fmsmga008.fm.intel.com ([10.253.24.58]) by fmsmga103.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 19 Nov 2018 08:19:59 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.56,253,1539673200"; d="scan'208";a="87614176" Received: from unknown (HELO localhost.localdomain) ([10.232.112.69]) by fmsmga008.fm.intel.com with ESMTP; 19 Nov 2018 08:19:59 -0800 Date: Mon, 19 Nov 2018 09:16:42 -0700 From: Keith Busch To: Shunyong Yang Cc: bhelgaas@google.com, okaya@kernel.org, linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, Joey Zheng Subject: Re: [PATCH v2 2/2] PCI: pciehp: Add HXT quirk for Command Completed errata Message-ID: <20181119161642.GA26595@localhost.localdomain> References: <5e88860c8426df537c5a5f2d0e6add6df8955a0f.1541574331.git.shunyong.yang@hxt-semitech.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <5e88860c8426df537c5a5f2d0e6add6df8955a0f.1541574331.git.shunyong.yang@hxt-semitech.com> User-Agent: Mutt/1.9.1 (2017-09-22) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Nov 07, 2018 at 03:25:05PM +0800, Shunyong Yang wrote: > The HXT SD4800 PCI controller does not set the Command Completed > bit unless writes to the Slot Command register change "Control" > bits. > > This patch adds SD4800 to the quirk. > > Cc: Joey Zheng > Signed-off-by: Shunyong Yang > > diff --git a/drivers/pci/hotplug/pciehp_hpc.c b/drivers/pci/hotplug/pciehp_hpc.c > index 7dd443aea5a5..91db67963aea 100644 > --- a/drivers/pci/hotplug/pciehp_hpc.c > +++ b/drivers/pci/hotplug/pciehp_hpc.c > @@ -920,3 +920,5 @@ static void quirk_cmd_compl(struct pci_dev *pdev) > PCI_CLASS_BRIDGE_PCI, 8, quirk_cmd_compl); > DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_QCOM, 0x0401, > PCI_CLASS_BRIDGE_PCI, 8, quirk_cmd_compl); > +DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_HXT, 0x0401, > + PCI_CLASS_BRIDGE_PCI, 8, quirk_cmd_compl); I guess you're just appending to where this quirk is already defined, but why are the quirks even in the core driver instead of pci/quirks.c?