Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp3116845imu; Mon, 19 Nov 2018 10:52:39 -0800 (PST) X-Google-Smtp-Source: AJdET5eOSbQpXeEdazXcW+n3G5X8o0M44VH7EMD3bAK1NTtiNcUAnq7StXMhUmbEQrW0SxH6N+YX X-Received: by 2002:a62:571b:: with SMTP id l27-v6mr1216716pfb.209.1542653559136; Mon, 19 Nov 2018 10:52:39 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1542653559; cv=none; d=google.com; s=arc-20160816; b=cn1QSxcYdMor0LnT1dQY3hwS4+YKiCo95MwBNDYt6L1W2dKgQUMpvZFlDPmHXMuuCC knjSUB2MFXpSD3WUnjisUVK6riiQeBhBvVjptWhnfLeOokphUNK972OGeZEXJgE+82Wy RdhO+iQnnjeaeuoUnKRBcDJNAdvfapt6mEjKQceD871ck8F5/twOPtG5bI9Xx/aFGz4I pKMX29fhPGgPhlYxlfPZwdF1nMGRxLvclY1xXmgFKbhODrJrgbQbu63LnuHoYYL9Al4x jeJRwKN12Pp6ZuILm2aWY617cRoVWRKakx0GMhP35WchPdRYuePvdOmWRgBgPSkII/A1 mPDw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=vGk0oroaBwGGBIRYh1YSe/aKtkWdWP8Vv+QEu8rill8=; b=mwRiR1P1AJs5JTuU6OPpHUwPLFY5MHXN6x3YwGo36E6BX0g1jWxMwmIDoMaZHo7dyU D+U7BOHeMEKvzdMFilAv+PvpEEmIGaKzssd7FLtKoX7c41vnUCTWgRqrEWDN/++I8OpQ Urp5hmvT0gGTOFZL5ZyMTH/RXi/5QDRHqbKuaa/Oba4zl3NTDsWaTshlq9fxqssmeLfK dNHyvlaugejbG59+oFJRhVttWAkR+uyP9eARh/SclJ5ziPqdT6hXuLC4TGon/02aJ7NZ a8ic19rH1BtB34fzFqBprBvh2WZXmUkzbttIQEExJGCdh3QwGNrjWw+NtxOpHmOjRmck B1ow== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=VuL3xX6k; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m3si40117007pgs.8.2018.11.19.10.52.23; Mon, 19 Nov 2018 10:52:39 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=VuL3xX6k; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2406431AbeKTD2U (ORCPT + 99 others); Mon, 19 Nov 2018 22:28:20 -0500 Received: from mail.kernel.org ([198.145.29.99]:42616 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2405461AbeKTD2U (ORCPT ); Mon, 19 Nov 2018 22:28:20 -0500 Received: from localhost (5356596B.cm-6-7b.dynamic.ziggo.nl [83.86.89.107]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 5F0902148E; Mon, 19 Nov 2018 17:04:02 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1542647042; bh=FWjil1LHvScI91d0vTZaRjsQWLcR00VDnI6IHZOD/h8=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=VuL3xX6kXMetCRmgS6cZt0aadBzhXWr06tCQbA+9HGTjuyz1QRB/HjChCMulrJEZC vSnzoIlt8G5ZlZPbQ6k8UGHYZH+qaiKpBgUu9QexRTONTudAHWm9/j641sBXgBY6Np UScDb8YDYb1Ns4j/KUK0AOTLOrpf6N5LJpdT8QKY= From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, "David S. Miller" , Sasha Levin Subject: [PATCH 3.18 06/90] sparc: Fix single-pcr perf event counter management. Date: Mon, 19 Nov 2018 17:28:48 +0100 Message-Id: <20181119162621.746494880@linuxfoundation.org> X-Mailer: git-send-email 2.19.1 In-Reply-To: <20181119162620.585061184@linuxfoundation.org> References: <20181119162620.585061184@linuxfoundation.org> User-Agent: quilt/0.65 X-stable: review MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org 3.18-stable review patch. If anyone has any objections, please let me know. ------------------ From: "David S. Miller" [ Upstream commit cfdc3170d214046b9509183fe9b9544dc644d40b ] It is important to clear the hw->state value for non-stopped events when they are added into the PMU. Otherwise when the event is scheduled out, we won't read the counter because HES_UPTODATE is still set. This breaks 'perf stat' and similar use cases, causing all the events to show zero. This worked for multi-pcr because we make explicit sparc_pmu_start() calls in calculate_multiple_pcrs(). calculate_single_pcr() doesn't do this because the idea there is to accumulate all of the counter settings into the single pcr value. So we have to add explicit hw->state handling there. Like x86, we use the PERF_HES_ARCH bit to track truly stopped events so that we don't accidently start them on a reload. Related to all of this, sparc_pmu_start() is missing a userpage update so add it. Signed-off-by: David S. Miller Signed-off-by: Sasha Levin Signed-off-by: Greg Kroah-Hartman --- arch/sparc/kernel/perf_event.c | 17 +++++++++++++---- 1 file changed, 13 insertions(+), 4 deletions(-) --- a/arch/sparc/kernel/perf_event.c +++ b/arch/sparc/kernel/perf_event.c @@ -919,6 +919,8 @@ static void read_in_all_counters(struct sparc_perf_event_update(cp, &cp->hw, cpuc->current_idx[i]); cpuc->current_idx[i] = PIC_NO_INDEX; + if (cp->hw.state & PERF_HES_STOPPED) + cp->hw.state |= PERF_HES_ARCH; } } } @@ -951,10 +953,12 @@ static void calculate_single_pcr(struct enc = perf_event_get_enc(cpuc->events[i]); cpuc->pcr[0] &= ~mask_for_index(idx); - if (hwc->state & PERF_HES_STOPPED) + if (hwc->state & PERF_HES_ARCH) { cpuc->pcr[0] |= nop_for_index(idx); - else + } else { cpuc->pcr[0] |= event_encoding(enc, idx); + hwc->state = 0; + } } out: cpuc->pcr[0] |= cpuc->event[0]->hw.config_base; @@ -980,6 +984,9 @@ static void calculate_multiple_pcrs(stru cpuc->current_idx[i] = idx; + if (cp->hw.state & PERF_HES_ARCH) + continue; + sparc_pmu_start(cp, PERF_EF_RELOAD); } out: @@ -1071,6 +1078,8 @@ static void sparc_pmu_start(struct perf_ event->hw.state = 0; sparc_pmu_enable_event(cpuc, &event->hw, idx); + + perf_event_update_userpage(event); } static void sparc_pmu_stop(struct perf_event *event, int flags) @@ -1363,9 +1372,9 @@ static int sparc_pmu_add(struct perf_eve cpuc->events[n0] = event->hw.event_base; cpuc->current_idx[n0] = PIC_NO_INDEX; - event->hw.state = PERF_HES_UPTODATE; + event->hw.state = PERF_HES_UPTODATE | PERF_HES_STOPPED; if (!(ef_flags & PERF_EF_START)) - event->hw.state |= PERF_HES_STOPPED; + event->hw.state |= PERF_HES_ARCH; /* * If group events scheduling transaction was started,