Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp489278imu; Tue, 20 Nov 2018 02:23:16 -0800 (PST) X-Google-Smtp-Source: AFSGD/XogfD8BhDb7UAX3kd2MhKBY40M/gWbYAy/xKjYloYXSEFD+AkN8WH3kBj50wx86JVJKJgj X-Received: by 2002:a17:902:15a8:: with SMTP id m37-v6mr1616508pla.256.1542709396814; Tue, 20 Nov 2018 02:23:16 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1542709396; cv=none; d=google.com; s=arc-20160816; b=wFnAYZYe1zAdUXWYpNvc7ad+ojMDNc1g0N8qyiJv+zl3hv6SE/4hzVSh+0HfCCNqci 2r9v0/nxqI5tUc9APKix+seaMg2lkv71hMkBEa1PTrtgjtB0R/4i3IA/Dhy6W1RTtAwC 5mbufWI0Or9xPRLKC0Kl2H1tL//QPEf08KIie/dD9/Be42BZThwNHMENJE3+jK6rLlUF 2V9roXJHEA9GD7l5ZW64/SkclUDvixEPhJ9kg9GqoE8/EGH7EViPVhTMM5PmOPOqqMaY BqpkfNEHR+P0cbrUQGiT/RKjL3UbzqjNKbPhnJj/yt+CJGV1rt1Fgr2/LPyJ+vQB34zi bXoA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:content-transfer-encoding :content-language:accept-language:references:message-id:date :thread-index:thread-topic:subject:cc:to:from; bh=SagfQCeYtVBYgunTtpY4TkixpMW4t0Z5nSeK28wnQpI=; b=WEwce5/IldK50yJi/EGwS72NOmHqRh2PorrNNGUMMZYTUY9l752k6fJPU2Pvldlaku xPj6YGtL0xwpMn+lPnVTOC/p8JXtu5X5MQBVEIcy1L6LtJH5GQMlmkUALya4f8f6zQXJ 4z+YkS+z/TuEK2ZV7RZfXR2WLH9QSxvz+S+uYioWjFfUktJ3EMJkt+QQ2yc8V06T5enm FOH+pK03B9Y5PkhmHvCH0vaoyYqiHlTwnx6kPjh/kglMJKN+9pyKRXN/R4twTtFXS10d ZQs1qxWyXw0HMT8cTopbcCtN1nSV8UPqgMslzxZAZfE+h7Lhfb7c6xT6m+zHR193OXaw s6hw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 59-v6si46244579pla.195.2018.11.20.02.23.01; Tue, 20 Nov 2018 02:23:16 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727086AbeKTUs6 convert rfc822-to-8bit (ORCPT + 99 others); Tue, 20 Nov 2018 15:48:58 -0500 Received: from mx01.hxt-semitech.com ([223.203.96.7]:40777 "EHLO barracuda.hxt-semitech.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1726177AbeKTUs6 (ORCPT ); Tue, 20 Nov 2018 15:48:58 -0500 X-ASG-Debug-ID: 1542709221-093b7e36243c520001-xx1T2L Received: from HXTBJIDCEMVIW01.hxtcorp.net ([10.128.0.14]) by barracuda.hxt-semitech.com with ESMTP id HTInTUSZGEBVowlE (version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NO); Tue, 20 Nov 2018 18:20:21 +0800 (CST) X-Barracuda-Envelope-From: shunyong.yang@hxt-semitech.com Received: from HXTBJIDCEMVIW01.hxtcorp.net (10.128.0.14) by HXTBJIDCEMVIW01.hxtcorp.net (10.128.0.14) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Tue, 20 Nov 2018 18:19:40 +0800 Received: from HXTBJIDCEMVIW01.hxtcorp.net ([fe80::f451:a443:c0b5:87d1]) by HXTBJIDCEMVIW01.hxtcorp.net ([fe80::f451:a443:c0b5:87d1%12]) with mapi id 15.00.1395.000; Tue, 20 Nov 2018 18:19:40 +0800 From: "Yang, Shunyong" To: Keith Busch CC: "bhelgaas@google.com" , "okaya@kernel.org" , "linux-pci@vger.kernel.org" , "linux-kernel@vger.kernel.org" , "Zheng, Joey" Subject: Re: [PATCH v2 2/2] PCI: pciehp: Add HXT quirk for Command Completed errata Thread-Topic: [PATCH v2 2/2] PCI: pciehp: Add HXT quirk for Command Completed errata X-ASG-Orig-Subj: Re: [PATCH v2 2/2] PCI: pciehp: Add HXT quirk for Command Completed errata Thread-Index: AQHUdmrzK+cv2Db6mkeg7e7p7Mrs0A== Date: Tue, 20 Nov 2018 10:19:39 +0000 Message-ID: <66917a57b8ca46bcbabb40934d6b374f@HXTBJIDCEMVIW01.hxtcorp.net> References: <5e88860c8426df537c5a5f2d0e6add6df8955a0f.1541574331.git.shunyong.yang@hxt-semitech.com> <20181119161642.GA26595@localhost.localdomain> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-ms-exchange-transport-fromentityheader: Hosted x-originating-ip: [10.64.6.155] Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 8BIT MIME-Version: 1.0 X-Barracuda-Connect: UNKNOWN[10.128.0.14] X-Barracuda-Start-Time: 1542709221 X-Barracuda-Encrypted: ECDHE-RSA-AES256-SHA384 X-Barracuda-URL: https://192.168.50.101:443/cgi-mod/mark.cgi X-Virus-Scanned: by bsmtpd at hxt-semitech.com X-Barracuda-BRTS-Status: 1 X-Barracuda-Bayes: INNOCENT GLOBAL 0.4410 1.0000 0.0000 X-Barracuda-Spam-Score: 0.00 X-Barracuda-Spam-Status: No, SCORE=0.00 using global scores of TAG_LEVEL=1000.0 QUARANTINE_LEVEL=1000.0 KILL_LEVEL=9.0 tests= X-Barracuda-Spam-Report: Code version 3.2, rules version 3.2.3.62093 Rule breakdown below pts rule name description ---- ---------------------- -------------------------------------------------- Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, Keith, Following is the discussion adding the first quirk in this file, https://lore.kernel.org/lkml/8770820b-85a0-172b-7230-3a44524e6c9f@molgen.mpg.de/T/#u From the discussion, I guess putting the code here is to make it just the quirk for pcie hotplug. Thanks. Shunyong. On 2018/11/20 0:19, Keith Busch wrote: > On Wed, Nov 07, 2018 at 03:25:05PM +0800, Shunyong Yang wrote: >> The HXT SD4800 PCI controller does not set the Command Completed >> bit unless writes to the Slot Command register change "Control" >> bits. >> >> This patch adds SD4800 to the quirk. >> >> Cc: Joey Zheng >> Signed-off-by: Shunyong Yang >> >> diff --git a/drivers/pci/hotplug/pciehp_hpc.c b/drivers/pci/hotplug/pciehp_hpc.c >> index 7dd443aea5a5..91db67963aea 100644 >> --- a/drivers/pci/hotplug/pciehp_hpc.c >> +++ b/drivers/pci/hotplug/pciehp_hpc.c >> @@ -920,3 +920,5 @@ static void quirk_cmd_compl(struct pci_dev *pdev) >> PCI_CLASS_BRIDGE_PCI, 8, quirk_cmd_compl); >> DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_QCOM, 0x0401, >> PCI_CLASS_BRIDGE_PCI, 8, quirk_cmd_compl); >> +DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_HXT, 0x0401, >> + PCI_CLASS_BRIDGE_PCI, 8, quirk_cmd_compl); > > I guess you're just appending to where this quirk is already defined, > but why are the quirks even in the core driver instead of pci/quirks.c? >